

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | MIPS32® M4K™   |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 80MHz  |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART                           |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                     |
| Number of I/O              | 53   |
| Program Memory Size        | 128KB (128K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 32K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V  |
| Data Converters            | A/D 28x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-VFQFN Exposed Pad   |
| Supplier Device Package    | 64-QFN (9x9)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx350f128h-i-rg |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## TABLE 4: PIN NAMES FOR 100-PIN DEVICES (CONTINUED)

**100-PIN TQFP (TOP VIEW)**(1,2,3)

PIC32MX330F064L PIC32MX350F128L PIC32MX350F256L PIC32MX370F512L

100

1

| Pin# | Full Pin Name         |
|------|-----------------------|
| 71   | RPD11/PMCS1/RD11      |
| 72   | RPD0/RD0              |
| 73   | SOSCI/RPC13/RC13      |
| 74   | SOSCO/RPC14/T1CK/RC14 |
| 75   | Vss                   |
| 76   | AN24/RPD1/RD1         |
| 77   | AN25/RPD2/RD2         |
| 78   | AN26/RPD3/RD3         |
| 79   | RPD12/PMD12/RD12      |
| 80   | PMD13/RD13            |
| 81   | RPD4/PMWR/RD4         |
| 82   | RPD5/PMRD/RD5         |
| 83   | PMD14/RD6             |
| 84   | PMD15/RD7             |
| 85   | VCAP                  |

| Pin# | Full Pin Name       |
|------|---------------------|
| 86   | VDD                 |
| 87   | RPF0/PMD11/RF0      |
| 88   | RPF1/PMD10/RF1      |
| 89   | RPG1/PMD9/RG1       |
| 90   | RPG0/PMD8/RG0       |
| 91   | TRCLK/RA6           |
| 92   | TRD3/CTED8/RA7      |
| 93   | PMD0/RE0            |
| 94   | PMD1/RE1            |
| 95   | TRD2/RG14           |
| 96   | TRD1/RG12           |
| 97   | TRD0/RG13           |
| 98   | AN20/PMD2/RE2       |
| 99   | RPE3/CTPLS/PMD3/RE3 |
| 100  | AN21/PMD4/RE4       |

### Note

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.
- 2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.
- 3: RPF6 (pin 55) and RPF7 (pin 54) are only remappable for input functions.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

|          |                        | Pin Numb          | er                 |             |                |                                   |
|----------|------------------------|-------------------|--------------------|-------------|----------------|-----------------------------------|
| Pin Name | 64-pin<br>QFN/<br>TQFP | 100-pin<br>TQFP   | 124-pin<br>VTLA    | Pin<br>Type | Buffer<br>Type | Description                       |
| RE0      | 60                     | 93                | B52                | I/O         | ST             |                                   |
| RE1      | 61                     | 94                | A64                | I/O         | ST             | 1                                 |
| RE2      | 62                     | 98                | A66                | I/O         | ST             | 1                                 |
| RE3      | 63                     | 99                | B56                | I/O         | ST             | 1                                 |
| RE4      | 64                     | 100               | A67                | I/O         | ST             | DODTE is a hidiractional VO most  |
| RE5      | 1                      | 3                 | B2                 | I/O         | ST             | PORTE is a bidirectional I/O port |
| RE6      | 2                      | 4                 | A4                 | I/O         | ST             | 1                                 |
| RE7      | 3                      | 5                 | В3                 | I/O         | ST             | 1                                 |
| RE8      | _                      | 18                | A11                | I/O         | ST             | 1                                 |
| RE9      | _                      | 19                | B10                | I/O         | ST             | 1                                 |
| RF0      | 58                     | 87                | B49                | I/O         | ST             |                                   |
| RF1      | 59                     | 88                | A60                | I/O         | ST             |                                   |
| RF2      | 34(1)                  | 52                | A36                | I/O         | ST             |                                   |
| RF3      | 33                     | 51                | A35                | I/O         | ST             |                                   |
| RF4      | 31                     | 49                | B27                | I/O         | ST             |                                   |
| RF5      | 32                     | 50                | A32                | I/O         | ST             | PORTF is a bidirectional I/O port |
| RF6      | 35(1)                  | 55(1)             | B30 <sup>(1)</sup> | I/O         | ST             | 1                                 |
| RF7      | _                      | 54(1)             | A37 <sup>(1)</sup> | I/O         | ST             |                                   |
| RF8      | _                      | 53                | B29                | I/O         | ST             |                                   |
| RF12     | _                      | 40                | A27                | I/O         | ST             |                                   |
| RF13     | _                      | 39                | B22                | I/O         | ST             | 1                                 |
| RG0      | _                      | 90                | A61                | I/O         | ST             |                                   |
| RG1      | _                      | 89                | B50                | I/O         | ST             | 1                                 |
| RG2      | 37 <sup>(1)</sup>      | 57 <sup>(1)</sup> | B31                | I/O         | ST             | 1                                 |
| RG3      | 36 <sup>(1)</sup>      | 56 <sup>(1)</sup> | A38                | I/O         | ST             | 1                                 |
| RG6      | 4                      | 10                | A7                 | I/O         | ST             | 7                                 |
| RG7      | 5                      | 11                | B6                 | I/O         | ST             | DODIC is a hidiractional I/O part |
| RG8      | 6                      | 12                | A8                 | I/O         | ST             | PORTG is a bidirectional I/O port |
| RG9      | 8                      | 14                | A9                 | I/O         | ST             | 7                                 |
| RG12     | _                      | 96                | A65                | I/O         | ST             | 1                                 |
| RG13     | _                      | 97                | B55                | I/O         | ST             | 1                                 |
| RG14     | _                      | 95                | B54                | I/O         | ST             | 1                                 |
| RG15     | _                      | 1                 | A2                 | I/O         | ST             | 1                                 |
| T1CK     | 48                     | 74                | B40                | I           | ST             | Timer1 External Clock Input       |
| T2CK     | PPS                    | PPS               | PPS                | I           | ST             | Timer2 External Clock Input       |
| T3CK     | PPS                    | PPS               | PPS                | I           | ST             | Timer3 External Clock Input       |
| T4CK     | PPS                    | PPS               | PPS                | I           | ST             | Timer4 External Clock Input       |
| T5CK     | PPS                    | PPS               | PPS                | I           | ST             | Timer5 External Clock Input       |
| Legend:  | CMOS = CI              | MOS compa         | tible input or o   | utnut       | Δn             | nalog = Analog input P = Power    |

**Legend:** CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

Note 1: This pin is only available on devices without a USB module.2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

#### REGISTER 5-4: NVMDATA: FLASH PROGRAM DATA REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4  | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |  |  |
|--------------|-------------------|-------------------|-------------------|--------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|--|
| 31:24        | R/W-0             | R/W-0             | R/W-0             | R/W-0              | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 31.24        |                   |                   |                   | NVMDA <sup>*</sup> | TA<31:24>         |                   |                  |                  |  |  |  |  |  |  |
| 00.40        | R/W-0             | R/W-0             | R/W-0             | R/W-0              | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 23:16        | NVMDATA<23:16>    |                   |                   |                    |                   |                   |                  |                  |  |  |  |  |  |  |
| 45.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0              | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 15:8         |                   |                   |                   | NVMDA              | TA<15:8>          |                   |                  |                  |  |  |  |  |  |  |
| 7:0          | 7:0 R/W-0         |                   | R/W-0 R/W-0       |                    | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |
| 7.0          |                   |                   |                   | NVMD               | ATA<7:0>          |                   |                  |                  |  |  |  |  |  |  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

## bit 31-0 **NVMDATA<31:0>:** Flash Programming Data bits

**Note:** The bits in this register are only reset by a Power-on Reset (POR).

#### REGISTER 5-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|--|--|
| 24.24        | R/W-0 R/W-0       |                   | R/W-0             | R/W-0             | R/W-0 R/W-0       |                   | R/W-0            | R/W-0            |  |  |  |  |  |  |  |
| 31:24        | NVMSRCADDR<31:24> |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |  |
| 22:46        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |  |
| 23:16        | NVMSRCADDR<23:16> |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |  |
| 45.0         | R/W-0             | R/W-0             | R/W-0             | R/W-0 R/W-0       |                   | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |  |
| 15:8         |                   |                   |                   | NVMSRC            | ADDR<15:8>        |                   |                  |                  |  |  |  |  |  |  |  |
| 7.0          | 7:0 R/W-0         |                   | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |  |  |  |
| 7:0          |                   | NVMSRCADDR<7:0>   |                   |                   |                   |                   |                  |                  |  |  |  |  |  |  |  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits

The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.

#### REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 31.24        | _                 | _                 | _                 |                   | IP3<2:0>          |                   | IS3<             | :1:0>            |
| 22:46        | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 23:16        | _                 | _                 | _                 |                   | IP2<2:0>          |                   | IS2<             | :1:0>            |
| 15.0         | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 15:8         | _                 | _                 | _                 | IP1<2:0           |                   |                   | IS1<             | :1:0>            |
| 7:0          | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7:0          | _                 | _                 | _                 |                   | IP0<2:0>          |                   | IS0<             | 1:0>             |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-26 IP3<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 25-24 IS3<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 23-21 Unimplemented: Read as '0'

bit 20-18 IP2<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

.

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 17-16 IS2<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 15-13 Unimplemented: Read as '0'

bit 12-10 IP1<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

,

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

**Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

## REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 CRCAPP: CRC Append Mode bit<sup>(1)</sup>
  - 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
  - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
  - 1 = The CRC module will calculate an IP header checksum
  - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
  - 111 = CRC is assigned to Channel 7
  - 110 = CRC is assigned to Channel 6
  - 101 = CRC is assigned to Channel 5
  - 100 = CRC is assigned to Channel 4
  - 011 = CRC is assigned to Channel 3
  - 010 = CRC is assigned to Channel 2
  - 001 = CRC is assigned to Channel 1 000 = CRC is assigned to Channel 0
- **Note 1:** When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

### REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 4 **CHDHIF:** Channel Destination Half Full Interrupt Flag bit
  - 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
  - 0 = No interrupt is pending
- bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
  - 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
  - 0 = No interrupt is pending
- bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
  - 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
  - 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
  - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
  - 0 = No interrupt is pending
- bit 0 CHERIF: Channel Address Error Interrupt Flag bit
  - 1 = A channel address error has been detected Either the source or the destination address is invalid.
  - 0 = No interrupt is pending

#### REGISTER 10-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 21.24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31:24        | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |
| 22:46        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | _                 |                   |                   | _                 | _                 | _                 | _                |                  |
| 45.0         | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |
| 15:8         |                   |                   |                   | CHSPTR            | <15:8>            |                   |                  |                  |
| 7:0          | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |
| 7:0          |                   |                   |                   | CHSPTF            | R<7:0>            |                   |                  |                  |

Legend:

R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

0000000000000000 = Points to byte 1 of the source 0000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

#### REGISTER 10-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31.24        | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |
| 22.40        | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |
| 15:8         | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |
| 15.6         |                   |                   |                   | CHDPTR            | <15:8>            |                   |                  |                  |
| 7:0          | R-0               | R-0               | R-0               | R-0               | R-0               | R-0               | R-0              | R-0              |
| 7.0          |                   |                   |                   | CHDPTF            | R<7:0>            |                   |                  |                  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

000000000000000 = Points to byte 1 of the destination

0000000000000000 = Points to byte 0 of the destination

| TABLE 11-1: | USB REGIS | STER MAP | (CONTINUED) | ) |
|-------------|-----------|----------|-------------|---|
|-------------|-----------|----------|-------------|---|

| ess                         |                                 |           |       |       |       |       |       |       |      |      | Bit  | s    |      |          |        |        |         |        |            |
|-----------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|----------|--------|--------|---------|--------|------------|
| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4     | 19/3   | 18/2   | 17/1    | 16/0   | All Resets |
| 5390                        | U1EP9                           | 31:16     | _     | _     | _     | _     | _     | _     | _    |      | _    | _    | _    | _        | _      | _      | _       | _      | 0000       |
| 3390                        | OILF9                           | 15:0      | _     | _     | _     | _     | _     | _     | _    |      | _    | _    | _    | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 53A0                        | U1EP10                          | 31:16     | _     | _     | _     | _     | _     | _     | _    | _    | -    | _    | _    | _        | _      | _      | _       |        | 0000       |
| 33A0                        | OTEFIO                          | 15:0      | _     | _     | _     | _     | _     | _     | _    | _    | _    | _    | _    | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 53B0                        | U1EP11                          | 31:16     | _     | _     | _     | _     | _     | _     | _    |      | ı    | -    | _    | _        | -      | -      |         | ı      | 0000       |
| 3360                        | UIEFII                          | 15:0      | _     | _     | _     | _     | _     | _     | _    | _    | _    | _    | _    | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 53C0                        | U1EP12                          | 31:16     | _     | _     | _     | _     | _     | _     | _    |      | ı    | -    | _    | _        | -      | -      |         | ı      | 0000       |
| 3300                        | OTEF 12                         | 15:0      | _     | _     | _     | _     | _     | _     | _    |      | ı    | -    | _    | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 53D0                        | U1EP13                          | 31:16     | _     | _     | _     | _     | _     | _     | _    | _    | _    | _    | _    | _        | _      | _      | _       | _      | 0000       |
| 3300                        | OTEF 13                         | 15:0      | _     | _     | _     | _     | _     | _     | _    |      | ı    | -    | _    | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000       |
| 5050                        | LIAEDAA                         | 31:16     | _     | _     | _     | _     |       | _     | _    | _    | -    | _    | _    | _        | -      | _      | 1       | -      | 0000       |
| 53E0                        | U1EP14                          | 15:0      | _     | _     | _     | _     | _     | _     | _    | _    | _    | _    | _    | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000       |
| E2E0                        | LI4ED46                         | 31:16     | _     | _     | _     | _     | _     | _     | _    | _    | _    | _    | _    | _        | _      | _      | _       | _      | 0000       |
| 53F0                        | U1EP15                          | 15:0      | _     | _     | _     | _     | _     | _     | _    | _    | _    | _    | _    | EPCONDIS | EPRXEN | EPTXEN | EPSTALL | EPHSHK | 0000       |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

- 2: This register does not have associated SET and INV registers.
- 3: This register does not have associated CLR, SET and INV registers.
- 4: Reset value for this bit is undefined.

## 14.2 Control Register

TABLE 14-1: TIMER2 THROUGH TIMER5 REGISTER MAP

| SS                          |                                 |           |       |                 |       |       |       |       |      | В    | its    |      |           |      |      |      |      |      |            |
|-----------------------------|---------------------------------|-----------|-------|-----------------|-------|-------|-------|-------|------|------|--------|------|-----------|------|------|------|------|------|------------|
| Virtual Address<br>(BF80_#) | Register<br>Name <sup>(1)</sup> | Bit Range | 31/15 | 30/14           | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7   | 22/6 | 21/5      | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 0800                        | T2CON                           | 31:16     | _     | _               | _     | _     | _     | _     | _    | _    | _      | _    | _         | _    | _    | _    | _    | _    | 0000       |
| 0000                        | 120011                          | 15:0      | ON    | _               | SIDL  | _     | _     | _     | _    | _    | TGATE  | -    | TCKPS<2:0 | >    | T32  | _    | TCS  | _    | 0000       |
| 0810                        | TMR2                            | 31:16     | _     | _               | _     | _     | _     | _     | _    | _    | _      | _    | _         | _    | _    | _    | _    | _    | 0000       |
| 0010                        | 11011112                        | 15:0      |       | TMR2<15:0> 0000 |       |       |       |       |      |      |        |      |           |      |      |      |      |      |            |
| 0820                        | PR2                             | 31:16     | _     |                 |       |       |       |       |      |      |        |      |           |      |      |      |      |      |            |
| 0020                        |                                 | 15:0      |       |                 |       |       |       |       |      | PR2< | 15:0>  |      |           |      |      |      |      |      | FFFF       |
| 000                         | T3CON                           | 31:16     | _     | _               | _     | _     | _     | _     | _    | _    | _      | _    | _         | _    | _    | _    | _    | _    | 0000       |
| 07100                       | 100011                          | 15:0      | ON    | _               | SIDL  | _     | _     | _     | _    | _    | TGATE  | -    | TCKPS<2:0 | >    | _    | _    | TCS  | _    | 0000       |
| 0A10                        | TMR3                            | 31:16     | _     | _               | _     | _     | _     | _     | _    | _    | _      | _    | _         | _    | _    | _    | _    | _    | 0000       |
|                             |                                 | 15:0      |       |                 |       |       |       |       |      | TMR3 | <15:0> |      |           |      | 1    | 1    |      | 1    | 0000       |
| 0A20                        | PR3                             | 31:16     | _     | _               | _     | _     | _     | _     |      | _    | _      |      | _         | _    | _    | _    | _    | _    | 0000       |
| 07.20                       |                                 | 15:0      |       |                 |       |       |       |       |      | PR3< | 15:0>  |      |           |      | 1    | 1    |      | 1    | FFFF       |
| 0000                        | T4CON                           | 31:16     | _     | _               | _     | -     | _     | _     | _    | _    | _      | _    | _         | _    | _    | _    | _    | _    | 0000       |
|                             |                                 | 15:0      | ON    |                 | SIDL  |       | _     | _     |      |      | TGATE  |      | TCKPS<2:0 | >    | T32  | _    | TCS  | _    | 0000       |
| 0C10                        | TMR4                            | 31:16     | _     |                 | _     | _     | _     | _     |      | _    | _      |      | _         | _    | _    | _    | _    | _    | 0000       |
|                             |                                 | 15:0      |       |                 |       |       |       |       |      | TMR4 | <15:0> |      |           |      | 1    | 1    |      | 1    | 0000       |
| 0C20                        | PR4                             | 31:16     | _     |                 | _     |       | _     | _     | _    | _    | _      |      | _         | _    | _    | _    | _    | _    | 0000       |
|                             |                                 | 15:0      |       |                 |       |       |       |       |      | PR4< | 15:0>  |      |           |      |      |      |      |      | FFFF       |
| 0E00                        | T5CON                           | 31:16     | _     |                 | _     |       | _     | _     |      |      | _      |      | _         | _    | _    | _    | _    | _    | 0000       |
|                             |                                 | 15:0      | ON    |                 | SIDL  | _     | _     | _     |      | _    | TGATE  |      | TCKPS<2:0 | >    | _    | _    | TCS  | _    | 0000       |
| 0E10                        | TMR5                            | 31:16     |       |                 |       |       |       |       |      |      |        |      | 0000      |      |      |      |      |      |            |
|                             | _                               | 15:0      |       |                 |       |       |       |       |      |      |        |      |           | 0000 |      |      |      |      |            |
| 0E20                        | PR5                             | 31:16     | _     |                 |       |       |       |       |      |      |        |      |           |      |      | 0000 |      |      |            |
|                             |                                 | 15:0      |       |                 |       |       |       |       |      | PR5< | 15:0>  |      |           |      |      |      |      |      | FFFF       |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

## 15.1 Watchdog Timer Control Registers

## TABLE 15-1: WATCHDOG TIMER CONTROL REGISTER MAP

| ess                      | ess                             |           | Bits  |       |       |       |       |       |      |      |      |      |      | s        |      |      |          |        |            |
|--------------------------|---------------------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|----------|------|------|----------|--------|------------|
| Virtual Address (BF80_#) | Register<br>Name <sup>(1)</sup> | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4     | 19/3 | 18/2 | 17/1     | 16/0   | All Resets |
| 0000                     | MOTCON                          | 31:16     | _     | _     | _     | _     | _     | _     | _    | _    | _    | _    | _    | _        | _    | _    | _        | _      | 0000       |
| 0000                     | 0000 WDTCON                     | 15:0      | ON    | _     | I     | I     |       | _     | _    | _    | _    |      | SV   | VDTPS<4: | 0>   |      | WDTWINEN | WDTCLR | 0000       |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

### REGISTER 20-2: UxSTA: UARTX STATUS AND CONTROL REGISTER (CONTINUED)

- bit 8 **TRMT:** Transmit Shift Register is Empty bit (read-only)
  - 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)
  - 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer
- bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bit
  - 11 = Reserved; do not use
  - 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full (i.e., has 6 or more data characters)
  - 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full (i.e., has 4 or more data characters)
  - 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
- bit 5 **ADDEN:** Address Character Detect bit (bit 8 of received data = 1)
  - 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect
  - 0 = Address Detect mode is disabled
- bit 4 **RIDLE:** Receiver Idle bit (read-only)
  - 1 = Receiver is Idle
  - 0 = Data is being received
- bit 3 **PERR:** Parity Error Status bit (read-only)
  - 1 = Parity error has been detected for the current character
  - 0 = Parity error has not been detected
- bit 2 **FERR:** Framing Error Status bit (read-only)
  - 1 = Framing error has been detected for the current character
  - 0 = Framing error has not been detected
- bit 1 **OERR:** Receive Buffer Overrun Error Status bit.

This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state.

- 1 = Receive buffer has overflowed
- 0 = Receive buffer has not overflowed
- bit 0 **URXDA:** Receive Buffer Data Available bit (read-only)
  - 1 = Receive buffer has data, at least one more character can be read
  - 0 = Receive buffer is empty

| ess                         |                   | ø         |                                    |                                    |       |       |       |       |         | В           | ts             |            |      |      |      |      |      |      | s         |
|-----------------------------|-------------------|-----------|------------------------------------|------------------------------------|-------|-------|-------|-------|---------|-------------|----------------|------------|------|------|------|------|------|------|-----------|
| Virtual Address<br>(BF80_#) | (BF80 # Name Name | Bit Range | 31/15                              | 30/14                              | 29/13 | 28/12 | 27/11 | 26/10 | 25/9    | 24/8        | 23/7           | 22/6       | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Reset |
| 9110                        | ADC1BUFA          | 31:16     |                                    | ADC Result Word A (ADC1BUFA<31:0>) |       |       |       |       |         |             |                |            |      | 0000 |      |      |      |      |           |
|                             |                   | 15:0      |                                    | 0000                               |       |       |       |       |         |             |                |            |      |      |      |      |      |      |           |
| 9120                        | ADC1BUFB          | 31:16     |                                    |                                    |       |       |       |       | ADC Res | ult Word B  | (ADC1BUF       | B<31:0>)   |      |      |      |      |      |      | 0000      |
|                             |                   | 15:0      |                                    |                                    |       |       |       |       |         |             |                |            |      |      |      |      |      |      | 0000      |
| 0420                        | ADC1BUFC          | 31:16     |                                    |                                    |       |       |       |       | ADC Doo | ult Mord C  | (ADC4DUE       | C <21.05\  |      |      |      |      |      |      | 0000      |
| 9130                        | ADCIBUFC          | 15:0      |                                    |                                    |       |       |       |       | ADC Res | uit word C  | (ADC1BUF       | C<31.02)   |      |      |      |      |      |      | 0000      |
| 04.40                       | 4 D O 4 D U E D   | 31:16     |                                    |                                    |       |       |       |       | 4 D O D | 11.14/I.D   | (A DO 4 DU 1 E | D -04 0: ) |      |      |      |      |      |      | 0000      |
| 9140                        | ADC1BUFD          | 15:0      |                                    |                                    |       |       |       |       | ADC Res | uit vvora D | (ADC1BUF       | D<31:0>)   |      |      |      |      |      |      | 0000      |
|                             |                   | 31:16     |                                    |                                    |       |       |       |       |         |             |                |            |      |      |      |      |      |      | 0000      |
| 9150                        | ADC1BUFE          | 15:0      | ADC Result Word F (ADC1BUFF<31:0>) |                                    |       |       |       |       |         |             |                |            | 0000 |      |      |      |      |      |           |
|                             |                   | 31:16     |                                    |                                    |       |       |       |       |         |             |                |            |      |      |      |      |      |      | 0000      |
| 9160                        | ADC1BUFF          | 15:0      |                                    |                                    |       |       |       |       | ADC Res | ult Word F  | (ADC1BUF       | F<31:0>)   |      |      |      |      |      |      | 0000      |
| <u> </u>                    |                   |           |                                    |                                    |       |       |       |       |         |             |                |            |      |      |      |      |      |      |           |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for details

#### **CHARGE TIME** 26.0 **MEASUREMENT UNIT (CTMU)**

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).


The Charge Time Measurement Unit (CTMU) is a flexible analog module that has a configurable current source with a digital configuration circuit built around it. The CTMU can be used for differential time measurement between pulse sources and can be used for generating an asynchronous pulse. By working with other on-chip analog modules, the CTMU can be used for high resolution time measurement, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The CTMU module includes the following key features:

- · Up to 13 channels available for capacitive or time measurement input
- · On-chip precision current source
- · 16-edge input trigger sources
- · Selection of edge or level-sensitive inputs
- · Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- · Integrated temperature sensing diode
- Control of current source during auto-sampling
- · Four current source ranges
- · Time measurement resolution of one nanosecond

A block diagram of the CTMU is shown in Figure 26-1.





#### REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2     | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----------------------|------------------|------------------|
| 24.04        | r-0               | r-1               | r-1               | R/P               | r-1               | r-1                   | r-1              | R/P              |
| 31:24        | _                 | _                 | _                 | CP                | _                 | _                     | _                | BWP              |
| 22:40        | r-1               | r-1               | r-1               | r-1               | R/P               | R/P                   | R/P              | R/P              |
| 23:16        | _                 | _                 | _                 | _                 |                   | PWP∙                  | <7:4>            |                  |
| 45.0         | R/P               | R/P               | R/P               | R/P               | r-1               | r-1                   | r-1              | r-1              |
| 15:8         |                   | PWP<              | <3:0>             |                   | _                 | _                     | _                | _                |
| 7.0          | r-1               | r-1               | r-1               | R/P               | R/P               | R/P                   | R/P              | R/P              |
| 7:0          | _                 | _                 | _                 | ICESE             | L<1:0>            | JTAGEN <sup>(1)</sup> | DEBU             | G<1:0>           |

Legend:r = Reserved bitP = Programmable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Reserved: Write '0' bit 30-29 Reserved: Write '1' bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device.

1 = Protection is disabled 0 = Protection is enabled

bit 27-25 Reserved: Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable0 = Boot Flash is not writable

bit 23-20 Reserved: Write '1'

bit 19-12 PWP<7:0>: Program Flash Write-Protect bits

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages.

11111111 = Disabled 111111110 = 0xBD00 0FFF 111111101 = 0xBD00\_1FFF 111111100 = 0xBD00 2FFF 11111011 = 0xBD00 3FFF 11111010 = 0xBD00\_4FFF 11111001 = 0xBD00\_5FFF 11111000 = 0xBD00 6FFF11110111 = 0xBD00\_7FFF 11110110 = 0xBD00 8FFF 11110101 = 0xBD00 9FFF11110100 = 0xBD00\_AFFF 11110011 = 0xBD00\_BFFF 11110010 = 0xBD00 CFFF11110001 = 0xBD00\_DFFF 11110000 = 0xBD00 EFFF11101111 = 0xBD00 FFFF  $011111111 = 0xBD07_FFFF$ 


**Note 1:** This bit sets the value for the JTAGEN bit in the CFGCON register.

TABLE 31-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

|        |         |  |                     |      |      |                    | s: 2.3V to 3.6V  |
|--------|---------|--|---------------------|------|------|--------------------|--|
| DC CHA | ARACTER | STICS  | (unless<br>Operatin |      |      | 0°C ≤ T<br>-40°C ≤ | TA ≤ +70°C for Commercial<br>≤ TA ≤ +85°C for Industrial<br>≤ TA ≤ +105°C for V-temp |
| Param. | Symbol  | Characteristic   | Min.                | Тур. | Max. | Units              | Conditions   |
| DO10   | Vol     | Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins      | _                   | _    | 0.4  | >                  | IOL ≤ 9 mA, VDD = 3.3V   |
|        |         | Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6                                   | _                   | _    | 0.4  | ٧                  | IOL ≤ 15 mA, VDD = 3.3V  |
| DO20   | Vон     | Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins | 2.4                 | _    | _    | >                  | IOH ≥ -10 mA, VDD = 3.3V   |
|        |         | Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6                                | 2.4                 | _    | _    | >                  | IOH ≥ -15 mA, VDD = 3.3V   |
|        |         | Output High Voltage I/O Pins:  | 1.5 <sup>(1)</sup>  | _    | _    |                    | IOH ≥ -14 mA, VDD = 3.3V   |
|        |         | 4x Source Driver Pins - All I/O  | 2.0 <sup>(1)</sup>  | _    | _    | ٧                  | IOH ≥ -12 mA, VDD = 3.3V   |
| DO20A  | Vo⊔1    | output pins not defined as 8x<br>Sink Driver pins  | 3.0 <sup>(1)</sup>  | _    | _    |                    | IOH ≥ -7 mA, VDD = 3.3V  |
| DOZOA  | VOITI   | Output High Voltage I/O Pins:  | 1.5 <sup>(1)</sup>  | _    | _    |                    | IOH ≥ -22 mA, VDD = 3.3V   |
|        |         | 8x Source Driver Pins - RC15,  | 2.0 <sup>(1)</sup>  | _    | _    | V                  | IOH ≥ -18 mA, VDD = 3.3V   |
|        |         | RD2, RD10, RF6, RG6  | 3.0 <sup>(1)</sup>  | _    | _    |                    | IOH ≥ -10 mA, VDD = 3.3V   |

Note 1: Parameters are characterized, but not tested.

FIGURE 31-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS



## TABLE 31-24: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

|                    | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) |   |  |  |  |  |  |
|--------------------|---|---|--|--|--|--|--|
| AC CHARACTERISTICS | Operating temperature   | $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |  |  |  |  |  |
|                    |   | $-40^{\circ}$ C $\leq$ TA $\leq$ $+105^{\circ}$ C for V-temp  |  |  |  |  |  |

| Param.<br>No. | Symbol    | Charac  | teristics <sup>(2)</sup>      | Min.                                    | Typical | Max. | Units | Conditions                         |
|---------------|-----------|---|-------------------------------|---|---------|------|-------|------------------------------------|
| TA10          | ТтхН      | TxCK<br>High Time   | Synchronous, with prescaler   | [(12.5 ns or 1 TPB)/N]<br>+ 25 ns       | _       | _    | ns    | Must also meet parameter TA15      |
|               |           |   | Asynchronous, with prescaler  | 10                                      | _       | _    | ns    | _                                  |
| TA11          | TTXL      | TxCK<br>Low Time  | Synchronous, with prescaler   | [(12.5 ns or 1 TPB)/N]<br>+ 25 ns       | _       | _    | ns    | Must also meet parameter TA15      |
|               |           |   | Asynchronous, with prescaler  | 10                                      | _       | _    | ns    | _                                  |
| TA15          | ТтхР      | TxCK<br>Input Period  | Synchronous, with prescaler   | [(Greater of 25 ns or 2 TPB)/N] + 30 ns | _       | _    | ns    | VDD > 2.7V                         |
|               |           |   |                               | [(Greater of 25 ns or 2 TPB)/N] + 50 ns | _       | _    | ns    | VDD < 2.7V                         |
|               |           |   | Asynchronous, with prescaler  | 20                                      | _       | _    | ns    | V <sub>DD</sub> > 2.7V<br>(Note 3) |
|               |           |   |                               | 50                                      | _       | _    | ns    | V <sub>DD</sub> < 2.7V<br>(Note 3) |
| OS60          | Fт1       | SOSC1/T1C<br>Input Freque<br>(oscillator en<br>TCS bit (T1C | ncy Range<br>abled by setting | 32                                      | _       | 100  | kHz   | _                                  |
| TA20          | TCKEXTMRL | Delay from E<br>Clock Edge t<br>Increment                   | xternal TxCK<br>o Timer       | _                                       |         | 1    | Трв   | _                                  |

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

**3:** N = Prescale Value (1, 8, 64, 256).

TABLE 31-35: ADC MODULE SPECIFICATIONS (CONTINUED)

| AC CHA        | ARACTERIS  | STICS <sup>(5)</sup>           | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp |              |      |       |   |
|---------------|------------|--------------------------------|--|--------------|------|-------|---|
| Param.<br>No. | Symbol     | Characteristics                | Min.   | Typical      | Max. | Units | Conditions  |
| ADC Ac        | curacy – N | leasurements with Inter        | nal VREF+/VRI  | EF-          |      |       |   |
| AD20d         | Nr         | Resolution                     | ,  | I0 data bits |      | bits  | (Note 3)  |
| AD21d         | INL        | Integral Nonlinearity          | > -1   | _            | < 1  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Note 3)    |
| AD22d         | DNL        | Differential Nonlinearity      | > -1   | _            | < 1  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Notes 2,3) |
| AD23d         | GERR       | Gain Error                     | > -4   |              | < 4  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Note 3)    |
| AD24d         | EOFF       | Offset Error                   | > -2   | _            | < 2  | LSb   | VINL = AVSS = 0V,<br>AVDD = 2.5V to 3.6V<br>(Note 3)    |
| AD25d         | _          | Monotonicity                   | _  | _            | _    | _     | Guaranteed  |
| Dynami        | c Performa | ance                           |  |              |      |       |   |
| AD31b         | SINAD      | Signal to Noise and Distortion | 55   | 58           | _    | dB    | (Notes 3,4)   |
| AD34b         | ENOB       | Effective Number of Bits       | 9  | 9.5          | _    | bits  | (Notes 3,4)   |

- **Note 1:** These parameters are not characterized or tested in manufacturing.
  - 2: With no missing codes.
  - **3:** These parameters are characterized, but not tested in manufacturing.
  - **4:** Characterized with a 1 kHz sine wave.
  - **5:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for VBORMIN values.

TABLE 31-42: CTMU CURRENT SOURCE SPECIFICATIONS


|              | DC CHA    | RACTERISTICS                                       | Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp |       |      |       |                                   |  |  |
|--------------|-----------|--|--|-------|------|-------|-----------------------------------|--|--|
| Param<br>No. | Symbol    | Characteristic                                     | Min.   | Тур.  | Max. | Units | Conditions                        |  |  |
| CTMU CUR     | RENT SOUR | CE   |  |       |      |       |                                   |  |  |
| CTMUI1       | IOUT1     | Base Range <sup>(1)</sup>                          | _  | 0.55  | _    | μA    | CTMUICON<9:8> = 01                |  |  |
| CTMUI2       | IOUT2     | 10x Range <sup>(1)</sup>                           | _  | 5.5   | _    | μA    | CTMUICON<9:8> = 10                |  |  |
| CTMUI3       | Іоит3     | 100x Range <sup>(1)</sup>                          |  | 55    |      | μA    | CTMUICON<9:8> = 11                |  |  |
| CTMUI4       | Iout4     | 1000x Range <sup>(1)</sup>                         | _  | 550   | _    | μA    | CTMUICON<9:8> = 00                |  |  |
| CTMUFV1      | VF        | Temperature Diode Forward Voltage <sup>(1,2)</sup> | _  | 0.598 | _    | V     | TA = +25°C,<br>CTMUICON<9:8> = 01 |  |  |
|              |           |  | _  | 0.658 | _    | V     | TA = +25°C,<br>CTMUICON<9:8> = 10 |  |  |
|              |           |  | _  | 0.721 | _    | V     | TA = +25°C,<br>CTMUICON<9:8> = 11 |  |  |
| CTMUFV2      | VFVR      | Temperature Diode Rate of                          |  | -1.92 | _    | mV/°C | CTMUICON<9:8> = 01                |  |  |
|              |           | Change <sup>(1,2)</sup>                            |  | -1.74 | _    | mV/ºC | CTMUICON<9:8> = 10                |  |  |
|              |           |  | _  | -1.56 | _    | mV/°C | CTMUICON<9:8> = 11                |  |  |

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

- **2:** Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:
  - VREF+ = AVDD = 3.3V
  - · ADC module configured for conversion speed of 500 ksps
  - All PMD bits are cleared (PMDx = 0)
  - Executing a while(1) statement
  - · Device operating from the FRC with no PLL

# 64-Lead Very Thin Plastic Quad Flat, No Lead Package (RG) - 9x9x1.0 mm Body [QFN] 4.7x4.7 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

|                                 | Units  | N   | IILLIMETER: | S    |
|---------------------------------|--------|-----|-------------|------|
| Dimension                       | Limits | MIN | NOM         | MAX  |
| Contact Pitch                   | E      |     | 0.50 BSC    |      |
| Optional Center Pad Width       | X2     |     |             | 4.80 |
| Optional Center Pad Length      | Y2     |     |             | 4.80 |
| Contact Pad Spacing             | C1     |     | 8.90        |      |
| Contact Pad Spacing             | C2     |     | 8.90        |      |
| Contact Pad Width (X64)         | X1     |     |             | 0.25 |
| Contact Pad Length (X64)        | Y1     |     |             | 0.85 |
| Contact Pad to Center Pad (X64) | G1     |     | 1.625 REF   | ·    |

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2260A

## **INDEX**

| A   |          | CPU Module2  | 7, 35 |
|---|----------|--|-------|
| AC Characteristics                            | 295      | CTMU   |       |
| 10-Bit Conversion Rate Parameters             |          | Registers  | . 253 |
| ADC Specifications                            |          | Customer Change Notification Service               | . 359 |
| Analog-to-Digital Conversion Requirements     |          | Customer Notification Service                      |       |
| EJTAG Timing Requirements                     |          | Customer Support                                   | . 359 |
| Internal FRC Accuracy                         |          | D  |       |
| Internal RC Accuracy                          |          |  |       |
| OTG Electrical Specifications                 |          | DC and AC Characteristics                          |       |
| Parallel Master Port Read Requirements        |          | Graphs and Tables                                  |       |
| Parallel Master Port Write                    |          | DC Characteristics                                 |       |
| Parallel Master Port Write Requirements       | 324      | I/O Pin Input Specifications                       |       |
| Parallel Slave Port Requirements              |          | I/O Pin Output Specifications                      |       |
| PLL Clock Timing                              |          | Idle Current (IDLE)                                |       |
| Analog-to-Digital Converter (ADC)             | 233      | Power-Down Current (IPD)                           |       |
| Assembler                                     |          | Program Memory                                     |       |
| MPASM Assembler                               | 276      | Temperature and Voltage Specifications             |       |
| n.  |          | Development Support                                |       |
| В   |          | Direct Memory Access (DMA) Controller              | 93    |
| Block Diagrams                                |          | E  |       |
| ADC Module                                    |          | Electrical Characteristics                         | 279   |
| Comparator I/O Operating Modes                |          | AC   |       |
| Comparator Voltage Reference                  |          | Errata   |       |
| Connections for On-Chip Voltage Regulator     |          | External Clock                                     |       |
| CPU   | 35       | Timer1 Timing Requirements                         | . 301 |
| CTMU Configurations                           |          | Timer2, 3, 4, 5 Timing Requirements                |       |
| Time Measurement                              |          | Timing Requirements                                |       |
| DMA   |          |  |       |
| I2C Circuit                                   |          | F  |       |
| Input Capture                                 |          | Flash Program Memory                               | 53    |
| Interrupt Controller                          |          | RTSP Operation                                     | 53    |
| JTAG Programming, Debugging and Trace Port    |          | 11   |       |
| Output Compare Module                         |          | н  |       |
| PMP Pinout and Connections to External Device |          | High Voltage Detect (HVD)61, 272                   | , 291 |
| Prefetch Module                               |          | Ī  |       |
| Reset System                                  |          | I  |       |
| RTCC<br>SPI Module                            |          | I/O Ports  |       |
| Timer1  |          | Parallel I/O (PIO)                                 |       |
| Timer2/3/4/5 (16-Bit)                         |          | Write/Read Timing                                  |       |
| Typical Multiplexed Port Structure            |          | Input Change Notification                          |       |
| UART  |          | Instruction Set                                    |       |
| WDT and Power-up Timer                        |          | Inter-Integrated Circuit (I2C                      |       |
| Brown-out Reset (BOR)                         | 177      | Internal Voltage Reference Specifications          |       |
| and On-Chip Voltage Regulator                 | 272      | Internet Address                                   |       |
|   | 2. 2     | Interrupt ControllerIRG, Vector and Bit Location   |       |
| C   |          | ING, Vector and bit Location                       | 04    |
| C Compilers                                   |          | M  |       |
| MPLAB C18                                     | 276      | Memory Maps  |       |
| Charge Time Measurement Unit. See CTMU.       |          | Devices with 128 KB of Program Memory              | 41    |
| Clock Diagram                                 | 74       | Devices with 256 KB of Program Memory              |       |
| Comparator                                    |          | Devices with 512 KB of Program Memory              |       |
| Specifications2                               | 293, 294 | Devices with 64 KB of Program Memory               |       |
| Comparator Module                             | 243      | Memory Organization                                |       |
| Comparator Voltage Reference (CVref           | 247      | Layout   |       |
| Configuration Bit                             |          | Microchip Internet Web Site                        |       |
| Configuring Analog Port Pins                  | 138      | MPLAB ASM30 Assembler, Linker, Librarian           |       |
| CPU   |          | MPLAB Integrated Development Environment Software. |       |
| Architecture Overview                         | 36       | MPLAB PM3 Device Programmer                        |       |
| Coprocessor 0 Registers                       | 37       | MPLAB REAL ICE In-Circuit Emulator System          |       |
| Core Exception Types                          | 38       | MPLINK Object Linker/MPLIB Object Librarian        |       |
| EJTAG Debug Support                           |          | •  |       |
| Power Management                              | 38       |  |       |