

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx350f256lt-v-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

	Pin Number						
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
CTED4	22	33	B19	I	ST	CTMU External Edge Input 4	
CTED5	29	43	B24	I	ST	CTMU External Edge Input 5	
CTED6	30	44	A29	I	ST	CTMU External Edge Input 6	
CTED7	—	9	B5	I	ST	CTMU External Edge Input 7	
CTED8	—	92	A62	I	ST	CTMU External Edge Input 8	
CTED9	—	60	A40	I	ST	CTMU External Edge Input 9	
CTED10	21	32	A23	I	ST	CTMU External Edge Input 10	
CTED11	23	34	A24	I	ST	CTMU External Edge Input 11	
CTED12	15	24	A15	I	ST	CTMU External Edge Input 12	
CTED13	14	23	B13	I	ST	CTMU External Edge Input 13	
MCLR	7	13	B7	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.	
AVdd	19	30	A22	Р	Р	Positive supply for analog modules. This pin must be connected at all times.	
AVss	20	31	B18	Р	Р	Ground reference for analog modules	
Vdd	10, 26, 38, 57	2, 16, 37, 46, 62, 86	B1, A10, A14, B21, A30, A41, A48, A59, B53	Ρ	_	Positive supply for peripheral logic and I/O pins	
VCAP	56	85	B48	Р	_	Capacitor for Internal Voltage Regulator	
Vss	9, 25, 41	15, 36, 45, 65, 75	A3, B8, B12, A25, B25, A43, B41, A63	Ρ	_	Ground reference for logic and I/O pins	
VREF+	16	29	B17	Ι	Analog	Analog Voltage Reference (High) Input	
VREF-	15	28	A21	Ι	Analog	Analog Voltage Reference (Low) Input	
Legend:	CMOS = C	MOS compa	tible input or ou	itput	An	alog = Analog input P = Power	

TARI E 1-1. PINOLIT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

Analog = Analog input O = Output

I = Input

Note 1: This pin is only available on devices without a USB module.

This pin is only available on devices with a USB module. 2:

3: This pin is not available on 64-pin devices.

PIC32MX330/350/370/430/450/470

NOTES:

FIGURE 2-8: LOW-COST CONTROLLERLESS (LCC) GRAPHICS APPLICATION WITH PROJECTED CAPACITIVE TOUCH



The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32[®] architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e[®], is also available by accessing the CP0 registers, listed in Table 3-2.

Register Number	Register Name	Function
0-6	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.
8	BadVAddr ⁽¹⁾	Reports the address for the most recent address-related exception.
9	Count ⁽¹⁾	Processor cycle count.
10	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
11	Compare ⁽¹⁾	Timer interrupt control.
12	Status ⁽¹⁾	Processor status and control.
12	IntCtl ⁽¹⁾	Interrupt system status and control.
12	SRSCtl ⁽¹⁾	Shadow register set status and control.
12	SRSMap ⁽¹⁾	Provides mapping from vectored interrupt to a shadow set.
13	Cause ⁽¹⁾	Cause of last general exception.
14	EPC ⁽¹⁾	Program counter at last exception.
15	PRId	Processor identification and revision.
15	EBASE	Exception vector base register.
16	Config	Configuration register.
16	Config1	Configuration register 1.
16	Config2	Configuration register 2.
16	Config3	Configuration register 3.
17-22	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
23	Debug ⁽²⁾	Debug control and exception status.
24	DEPC ⁽²⁾	Program counter at last debug exception.
25-29	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
30	ErrorEPC ⁽¹⁾	Program counter at last error.
31	DESAVE ⁽²⁾	Debug handler scratchpad register.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Note 1: Registers used in exception processing.

2: Registers used during debug.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—		—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23:10	—	—	—	—	—	—	—	SS0
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—	MVEC	—	TPC<2:0>		
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-17 Unimplemented: Read as '0'

- bit 16 SS0: Single Vector Shadow Register Set bit
 - 1 = Single vector is presented with a shadow register set
 - 0 = Single vector is not presented with a shadow register set

bit 15-13 Unimplemented: Read as '0'

- bit 12 MVEC: Multi Vector Configuration bit
 - 1 = Interrupt controller configured for multi vectored mode
 - 0 = Interrupt controller configured for single vectored mode

bit 11 Unimplemented: Read as '0'

- bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
 - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
 - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
 - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
 - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer 000 = Disables Interrupt Proximity timer
- bit 7-5 **Unimplemented:** Read as '0'
- bit 4 **INT4EP:** External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features
	of the PIC32MX330/350/370/430/450/
	470 family of devices. It is not intended to
	be a comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 6. "Oscillator
	Configuration" (DS60001112), which is
	available from the Documentation >
	Reference Manual section of the
	Microchip PIC32 web site
	(www.microchip.com/pic32).

The PIC32MX330/350/370/430/450/470 oscillator system has the following modules and features:

- A Total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	LTAGBOOT	—	—	—	—	-	—	—	
22.16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23.10	LTAG<19:12>								
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15.0	LTAG<11:4>								
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0	R/W-1	U-0	
	LTAG<3:0>				LVALID	LLOCK	LTYPE	—	

REGISTER 9-3: CHETAG: CACHE TAG REGISTER

Legend:

5					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 LTAGBOOT: Line TAG Address Boot bit

- 1 = The line is in the 0x1D000000 (physical) area of memory
- 0 = The line is in the 0x1FC00000 (physical) area of memory

bit 30-24 Unimplemented: Write '0'; ignore read

bit 23-4 LTAG<19:0>: Line TAG Address bits

LTAG<19:0> bits are compared against physical address to determine a hit. Because its address range and position of PFM in kernel space and user space, the LTAG PFM address is identical for virtual addresses, (system) physical addresses, and PFM physical addresses.

bit 3 LVALID: Line Valid bit

- 1 = The line is valid and is compared to the physical address for hit detection
- 0 = The line is not valid and is not compared to the physical address for hit detection

bit 2 LLOCK: Line Lock bit

- 1 = The line is locked and will not be replaced
- 0 = The line is not locked and can be replaced

bit 1 LTYPE: Line Type bit

- 1 = The line caches instruction words
- 0 = The line caches data words
- bit 0 Unimplemented: Write '0'; ignore read

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	—	—	—	_	_	—
7:0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
					RDWR	DMACH<2:0>		

REGISTER 10-2: DMASTAT: DMA STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

- bit 3 RDWR: Read/Write Status bit
 - 1 = Last DMA bus access was a read
 - 0 = Last DMA bus access was a write
- bit 2-0 **DMACH<2:0>:** DMA Channel bits These bits contain the value of the most recent active DMA channel.

REGISTER 10-3: DMAADDR: DMA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
01.04	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
31:24				DMAADDF	<31:24>				
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
23:10	DMAADDR<23:16>								
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	DMAADDR<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				DMAADD	R<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DMAADDR<31:0>: DMA Module Address bits

These bits contain the address of the most recent DMA access.

Peripheral Pin	[pin name]R SFR	[<i>pin name</i>]R bits	[<i>pin name</i>]R Value to RPn Pin Selection		
INT1	INT1R	INT1R<3:0>	0000 = RPD1 0001 = RPG9		
ТЗСК	T3CKR	T3CKR<3:0>	0010 = RPB14 0011 = RPD0 0100 = RPD8 0101 = RPB6 0110 = RPD5 0111 = RPB2 1000 = RPF3 ⁽⁴⁾ 1001 = RPF13 ⁽³⁾		
IC1	IC1R	IC1R<3:0>			
U3CTS	U3CTSR	U3CTSR<3:0>			
U4RX	U4RXR	U4RXR<3:0>			
U5RX	U5RXR ⁽³⁾	U5RXR<3:0>	1010 = Reserved 1011 = RPF2 ⁽¹⁾		
SS2	SS2R	SS2R<3:0>	1100 = RPC2 ⁽³⁾ 1101 = RPE8 ⁽³⁾		
OCFA	OCFAR	OCFAR<3:0>	1110 = Reserved 1111 = Reserved		

TABLE 12-1:INPUT PIN SELECTION (CONTINUED)

Note 1: This selection is not available on 64-pin USB devices.

2: This selection is only available on 100-pin General Purpose devices.

3: This selection is not available on 64-pin USB and General Purpose devices.

4: This selection is only available on General Purpose devices.

TABLE 12-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

ss										В	its								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
EDOO		31:16		_	_	_	_	_	_	_	_	_	_		_	_	_	—	0000
FB90	RPC4R**	15:0	-	—	_	_	—	_	—	_	_	—	_			RPC4	<3:0>		0000
EDDA	PDC13D	31:16	_	—	—	—	—	—	—	—	—	—	—		—	—	_	_	0000
1004	KFC ISK	15:0	—			—	—			—		—				RPC1	3<3:0>	-	0000
FBB8	RPC14R	31:16	—			—	—	—		—		—	—	_	—	—	—	—	0000
T BB0	KFC14K	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPC1	4<3:0>		0000
FRCO	REDUE	31:16	—			—	—			—		—			_	—	—	—	0000
1 DC0	IN DOIN	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPDO	<3:0>		0000
EBC4		31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	0000
1004	REDIK	15:0	—	—	—	—	—	—	—	—	—	—	—	_		RPD1	<3:0>		0000
ERCO		31:16	_	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	0000
1 BC0	KF D2K	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPD2	<3:0>		0000
ERCC		31:16	_	—	—	—	—	_	—	_	—	—	_		—	—	_	_	0000
1 BCC	REDSR	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPD3	<3:0>		0000
EBDO		31:16	—	—	—	—	—	—	—	—	—	—	—	-	—	—	—	—	0000
FBDU	KFD4K	15:0	_	_	_	—	—	—	_	_	_	—	_	l		RPD4	<3:0>		0000
EDDA		31:16	_	—	—	—	—	—	_	—	—	—	—		—	_	_	_	0000
FDD4	REDSK	15:0	_	_	_	—	—	—	_	_	_	_	—			RPD	i<3:0>		0000
EDEO		31:16	_	_	_	—	—	—	_	_	_	—	_	l	_	-	_	_	0000
I BLU	REDOR	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPD8	<3:0>		0000
EDEA	BBDOB	31:16	_	_	_	—	—	—	_	_	_	_	—		_	_	_	_	0000
FDE4	RED9R	15:0	_	—	—	—	—	_	—	_	—	—	_			RPDS	<3:0>		0000
EDES		31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	_	0000
FDEO	REDIOR	15:0	_	_	_	—	—	—	_	_	_	_	—			RPD1	0<3:0>		0000
EREC		31:16	_	—	—	—	—	_	—	_	—	—	_		—	—	_	_	0000
IBLC	REDTIK	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPD1	1<3:0>		0000
EDEO	DD12D(1)	31:16	_	_	_	—	—	—	_	_	_	_	—		_	_	_	_	0000
FBFU	RPDIZR	15:0	_	—	—	_	—	_	—	_	—	—	_			RPD1	2<3:0>		0000
		31:16	_	-	-	—	—	—	_	—	-	-	—		-	—	_	—	0000
гвго	RPD14R**	15:0	_	—	—	—	—	—	—	—	—	—	—	—		RPD1	4<3:0>		0000
FREO		31:16		_	_	—	_	—	_	—	_	_	—	—	_	—	_		0000
ненс	KPU15R"	15:0	_	_	—	—	—	—	_	_	—	—	_	_		RPD1	5<3:0>		0000
5000		31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
FCUC	RPESR	15:0	_	—	—	_	_	_	—	—	—	—	—	_		RPE3	<3:0>		0000

PIC32MX330/350/370/430/450/470

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is only available on devices without a USB module.

3: This register is not available on 64-pin devices with a USB module.



FIGURE 14-2: TIMER2/3, 4/5 BLOCK DIAGRAM (32-BIT)⁽¹⁾

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
31.24	—	—	—	—	—	—	CAL<9):8>			
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	CAL<7:0>										
15.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
15.0	ON ^(1,2)	—	SIDL	—	—	—	—	—			
7:0	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0			
	RTSECSEL ⁽³⁾	RTCCLKON	_	—	RTCWREN ⁽⁴⁾	RTCSYNC	HALFSEC ⁽⁵⁾	RTCOE			

REGISTER 22-1: RTCCON: RTC CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25-16 CAL<9:0>: RTC Drift Calibration bits, which contain a signed 10-bit integer value 0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute 000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute 000000000 = No adjustment 1111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute 100000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute ON: RTCC On bit^(1,2) bit 15 1 = RTCC module is enabled 0 = RTCC module is disabled bit 14 Unimplemented: Read as '0' bit 13 SIDL: Stop in Idle Mode bit 1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode 0 = Continue normal operation in Idle mode Unimplemented: Read as '0' bit 12-8 bit 7 RTSECSEL: RTCC Seconds Clock Output Select bit⁽³⁾ 1 = RTCC Seconds Clock is selected for the RTCC pin 0 = RTCC Alarm Pulse is selected for the RTCC pin bit 6 RTCCLKON: RTCC Clock Enable Status bit 1 = RTCC Clock is actively running 0 = RTCC Clock is not running bit 5-4 Unimplemented: Read as '0' **Note 1:** The ON bit is only writable when RTCWREN = 1. 2: When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit. 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active. 4: The RTCWREN bit can be set only when the write sequence is enabled. 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

'0' = Bit is cleared

x = Bit is unknown

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31:24		HR10	<3:0>		HR01<3:0>				
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16		MIN10	<3:0>		MIN01<3:0>				
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		SEC10)<3:0>		SEC01<3:0>				
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
7:0	—	_	—	_	—	_	—	—	
Legend:	Legend:								
R = Read	lable bit		W = Writable	e bit	U = Unimple	emented bit, re	ead as '0'		

REGISTER 22-3: RTCTIME: RTC TIME VALUE REGISTER

bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

'1' = Bit is set

-n = Value at POR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P	
31:24	—	—	—	CP	—	—	—	BWP	
00.40	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P	
23:10	—	—	—	—	PWP<7:4>				
45.0	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1	
15:8		PWP<	<3:0>		—	—	—	-	
7:0	r-1	r-1	r-1	R/P	R/P	R/P	R/P	R/P	
	—	—	—	ICESE	L<1:0> JTAGEN ⁽¹⁾ DEBUG<1:0>				

REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Legend:	r = Reserved bit	P = Programmable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31 **Reserved:** Write '0'

bit 30-29 Reserved: Write '1'

bit 28 **CP:** Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device.

1 = Protection is disabled

0 = Protection is enabled

bit 27-25 Reserved: Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable

0 = Boot Flash is not writable

bit 23-20 Reserved: Write '1'

bit 19-12 **PWP<7:0>:** Program Flash Write-Protect bits

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages.

11111111 = Disabled
11111110 = 0xBD00_0FFF
11111101 = 0xBD00_1FFF
11111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
11111010 = 0xBD00_4FFF
11111001 = 0xBD00_5FFF
11111000 = 0xBD00_6FFF
11110111 = 0xBD00_7FFF
11110110 = 0xBD00_8FFF
11110101 = 0xBD00_9FFF
11110100 = 0xBD00_AFFF
11110011 = 0xBD00_BFFF
11110010 = 0xBD00_CFFF
11110001 = 0xBD00_DFFF
11110000 = 0xBD00_EFFF
11101111 = 0xBD00_FFFF
01111111 = 0xBD07_FFFF

Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.

30.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

30.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

30.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

AC CHA	RACTER	ISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Charact	eristics	Min. ⁽¹⁾	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)		μS	_	
			400 kHz mode	Трв * (BRG + 2)	—	μS	—	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μS	—	
			400 kHz mode	Трв * (BRG + 2)	_	μS	—	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	_	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode (Note 2)	—	100	ns		
IM21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be	
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode (Note 2)	_	300	ns		
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	—	
			400 kHz mode	100	—	ns		
			1 MHz mode (Note 2)	100	—	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS	—	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode (Note 2)	0	0.3	μs		
IM30	TSU:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	—	μS	Only relevant for	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	—	μS	Repeated Start	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μS	After this period, the	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	—	μS	first clock pulse is	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)	—	μS	—	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	μS		
			1 MHz mode (Note 2)	Трв * (BRG + 2)		μS		

TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the l^2C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: The typical value for this parameter is 104 ns.







100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B