

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	51
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx370f512ht-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
RE0	60	93	B52	I/O	ST	
RE1	61	94	A64	I/O	ST	
RE2	62	98	A66	I/O	ST	
RE3	63	99	B56	I/O	ST	
RE4	64	100	A67	I/O	ST	PORTE is a hidiractional I/O part
RE5	1	3	B2	I/O	ST	PORTE is a bidirectional i/O port
RE6	2	4	A4	I/O	ST	
RE7	3	5	B3	I/O	ST	
RE8	_	18	A11	I/O	ST	
RE9	_	19	B10	I/O	ST	
RF0	58	87	B49	I/O	ST	
RF1	59	88	A60	I/O	ST	
RF2	34(1)	52	A36	I/O	ST	
RF3	33	51	A35	I/O	ST	
RF4	31	49	B27	I/O	ST	
RF5	32	50	A32	I/O	ST	PORTF is a bidirectional I/O port
RF6	35(1)	55(1)	B30 ⁽¹⁾	I/O	ST	
RF7	_	54 ⁽¹⁾	A37 ⁽¹⁾	I/O	ST	
RF8	_	53	B29	I/O	ST	
RF12	_	40	A27	I/O	ST	
RF13	_	39	B22	I/O	ST	
RG0	_	90	A61	I/O	ST	
RG1	_	89	B50	I/O	ST	
RG2	37 ⁽¹⁾	57 ⁽¹⁾	B31	I/O	ST	
RG3	36(1)	56 ⁽¹⁾	A38	I/O	ST	
RG6	4	10	A7	I/O	ST	
RG7	5	11	B6	I/O	ST	
RG8	6	12	A8	I/O	ST	PORTG is a bidirectional 1/0 port
RG9	8	14	A9	I/O	ST	
RG12		96	A65	I/O	ST	
RG13	_	97	B55	I/O	ST	
RG14	_	95	B54	I/O	ST	
RG15	_	1	A2	I/O	ST	
T1CK	48	74	B40	I	ST	Timer1 External Clock Input
T2CK	PPS	PPS	PPS	I	ST	Timer2 External Clock Input
T3CK	PPS	PPS	PPS	I	ST	Timer3 External Clock Input
T4CK	PPS	PPS	PPS	I	ST	Timer4 External Clock Input
T5CK	PPS	PPS	PPS	I	ST	Timer5 External Clock Input
Legend:	CMOS = C	MOS compati	tible input or o	output	Ar	alog = Analog input P = Power

TABLE 1-1-PINOLIT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

Output

Input

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUS

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

2.1 Basic Connection Requirements

Getting started with the PIC32MX330/350/370/430/ 450/470 family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming (ICSP[™]) and debugging purposes (see **2.5** "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.8 "External Oscillator Pins")

The following pins may be required:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/ 470 family of devices. It is not intended to be a comprehensive reference source.For detailed information, refer to Section 3. "Memory Organization" (DS60001115), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX330/350/370/430/450/470 microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX330/350/370/430/450/470 devices to execute from data memory.

Key features include:

- 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/ KSEG1) mode address space
- · Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

4.1 Memory Layout

PIC32MX330/350/370/430/450/470 microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX330/350/370/430/ 450/470 devices are illustrated in Figure 4-1 through Figure 4-4.

6.1 Reset Control Registers

TABLE 6-1: SYSTEM CONTROL REGISTER MAP

Virtual Address (BF80_#) Register Name ⁽¹⁾											Bits								ú
	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset	
5000	BCON	31:16	—	—	HVDR	—	—	—	—	—	_	_	—	—	—	—	—	—	0000
FOUU	RCON	15:0	_	—	_	_	_	_	CMR	VREGS	EXTR	SWR	—	WDTO	SLEEP	IDLE	BOR	POR	xxxx ⁽²⁾
F610	DOMIDET	31:16	_	—	_	_	_	_	_	_	—	_	—	_	—	_	_	—	0000
	ROWROI	15:0	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	SWRST	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0								
31:24	—	RODIV<14:8>(1,3)													
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
23:16	RODIV<7:0> ⁽³⁾														
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC							
15:8	ON	_	SIDL	OE	RSLP ⁽²⁾	_	DIVSWEN	ACTIVE							
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0							
7:0				_	ROSEL<3:0>(1)										

REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Legend:	HC = Hardware Clearable	HS = Hardware Settable						
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

- bit 31 Unimplemented: Read as '0'
- bit 30-16 **RODIV<14:0>:** Reference Clock Divider bits^(1,3) This value selects the Reference Clock Divider bits. See Figure 8-1 for more information. bit 15 **ON:** Output Enable bit 1 = Reference Oscillator Module is enabled 0 = Reference Oscillator Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Peripheral Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12 OE: Reference Clock Output Enable bit
 - 1 = Reference clock is driven out on REFCLKO pin
 - 0 = Reference clock is not driven out on REFCLKO pin
- bit 11 RSLP: Reference Oscillator Module Run in Sleep bit⁽²⁾
 - 1 = Reference Oscillator Module output continues to run in Sleep
 - 0 = Reference Oscillator Module output is disabled in Sleep
- bit 10 Unimplemented: Read as '0'
- bit 9 DIVSWEN: Divider Switch Enable bit
 - 1 = Divider switch is in progress
 - 0 = Divider switch is complete
- bit 8 ACTIVE: Reference Clock Request Status bit
 - 1 = Reference clock request is active
 - 0 = Reference clock request is not active
- bit 7-4 Unimplemented: Read as '0'
- **Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
 - **2:** This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24 —		—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
15.0	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
	R/WC-0, HS	R-0	R/WC-0, HS					
7:0	STALLIE	ATTACHIE(1)	RESUMEIE(2)		TRNIF(3)	SOFIE	LIFRRIF(4)	URSTIF ⁽⁵⁾
	OTALLI		REGOMEN	IDEEII		00111	OLIVIA	DETACHIF ⁽⁶⁾

REGISTER 11-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable bit						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-8 Unimplemented: Read as '0'

bit 7	-	STALLIF: STALL Handshake Interrupt bit 1 = In Host mode, a STALL handshake was received during the handshake phase of the transaction
		In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction
		0 = STALL handshake has not been sent
bit 6		ATTACHIF: Peripheral Attach Interrupt bit ⁽¹⁾
		1 = Peripheral attachment was detected by the USB module
		0 = Peripheral attachment was not detected
DIT 5		RESUMEIF: Resume interrupt Ditter $1 = K$ State is observed on the D+ or D, pin for 2.5 us
		1 = 1.5 state is observed on the D1 of D- philling 2.5 ps 0 = K-State is not observed
bit 4		IDLEIF: Idle Detect Interrupt bit
		1 = Idle condition detected (constant Idle state of 3 ms or more)
		0 = No Idle condition detected
bit 3		TRNIF: Token Processing Complete Interrupt bit ⁽³⁾
		1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information
hit 0		0 = Processing of current loken not complete
DIL Z		1 = SOF token received by the peripheral or the SOF threshold reached by the host
		0 = SOF token was not received nor threshold reached
bit 1		UERRIF: USB Error Condition Interrupt bit ⁽⁴⁾
		1 = Unmasked error condition has occurred
		0 = Unmasked error condition has not occurred
bit 0		URSTIF: USB Reset Interrupt bit (Device mode) ⁽⁵⁾
		1 = Valid USB Reset has occurred
hit 0		DETACHIE: USB Detach Interrupt bit (Host mode) ⁽⁶⁾
		1 = Peripheral detachment was detected by the USB module
		0 = Peripheral detachment was not detected
Note	1.	This bit is valid only if the HOSTEN bit is set (see Register 11-11), there is no activity on the USB for
		$2.5 \mu\text{s}$, and the current bus state is not SE0.
	2:	When not in Suspend mode, this interrupt should be disabled.
	3:	Clearing this bit will cause the STAT FIFO to advance.
	4:	Only error conditions enabled through the U1EIE register will set this bit.
	5:	Device mode.
	6:	Host mode.

REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 **PPBRST:** Ping-Pong Buffers Reset bit
 - 1 = Reset all Even/Odd buffer pointers to the EVEN BD banks
 - 0 = Even/Odd buffer pointers not being Reset
- bit 0 USBEN: USB Module Enable bit⁽⁴⁾
 - 1 = USB module and supporting circuitry is enabled
 - 0 = USB module and supporting circuitry is disabled

SOFEN: SOF Enable bit⁽⁵⁾

- 1 = SOF token sent every 1 ms
- 0 = SOF token is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set the RESUME bit for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—		—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	—		_	_	_
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	-	—	—	—
7.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)
 - 1 = Direct connection to a low-speed device is enabled
 - 0 = Direct connection to a low-speed device is disabled; hub required with PRE_PID
- bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)
 - 1 = Retry NAKed transactions is disabled
 - 0 = Retry NAKed transactions is enabled; retry done in hardware

bit 5 Unimplemented: Read as '0'

bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint n from Control transfers; only TX and RX transfers allowed

0 = Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed Otherwise, this bit is ignored.

- bit 3 **EPRXEN:** Endpoint Receive Enable bit
 - 1 = Endpoint n receive is enabled
 - 0 = Endpoint n receive is disabled
- bit 2 EPTXEN: Endpoint Transmit Enable bit
 - 1 = Endpoint n transmit is enabled
 - 0 = Endpoint n transmit is disabled
- bit 1 EPSTALL: Endpoint Stall Status bit
 - 1 = Endpoint n was stalled
 - 0 = Endpoint n was not stalled
- bit 0 EPHSHK: Endpoint Handshake Enable bit
 - 1 = Endpoint Handshake is enabled
 - 0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

	PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, PIC32MX470F512L DEVICES ONLY																		
ess		ē								E	Bits								
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6400		31:16	_	—		—	—	-	—	-	—	—	—	—	-	—	-	_	0000
0400	ANGLLL	15:0	_	—	—	—	—	_	—	_	ANSELE7	ANSELE6	ANSELE5	ANSELE4	_	ANSELE2	_	_	00F4
6410	TRISE	31:16	_	—	_	—	—	_	—	_	_	_	—	—	_	—	_		0000
0410	ITRIOE	15:0	—	—	—	—	—	_	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	xxxx
6420	PORTE	31:16	_	—	—	—	—	_	—	—	—	—	—		—	—	_		0000
0.20		15:0	_	—	—	—	—	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6440	LATE	31:16	_	_		_	_		—	_	—	—	—	—	_	—	_		0000
		15:0	—	—	—	—	—	—	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX
6440	ODCE	31:16	_	—	_	_	_	_	—	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	—	_	ODCE9	ODCE8	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	XXXX
6450	CNPUE	31:16		_		_	_			-									0000
		15:0	_		_		_	_	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPDE3	CNPUE2	CNPUE1	CNPUEU	XXXX
6460	CNPDE	31:16	_	_	_	_	_	_											0000
		15.0							CNPDE9	CNPDE6	CNPDE/	CNPDE0	CNPDES	CNPDE4	CNPDE3	CNPDEZ	CNPDET	CNPDEU	XXXX
6470	CNCONE	31.10							_										0000
		31.16			SIDL														0000
6480	CNENE	15.0	_		_		_	_	CNIEE9	CNIEE8	CNIEE7	CNIEE6	CNIEE5	CNIEF4	CNIEE3	CNIEE?	CNIEE1	CNIEE0	vvvv
		31.16									_								0000
6490	CNSTATE	15:0	_	_	_	_	_	_	CN STATE9	CN STATE8	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	xxxx

TABLE 12-9: PORTE REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L,

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 12-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

ss										В	its								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
EDOO		31:16		_	_	_	_	_	_	_	_	_	_		_	_	_	—	0000
FB90	RPC4R**	15:0	-	—	_	_	—	_	—	_	_	—	_			RPC4	<3:0>		0000
EDDA	PDC13D	31:16	_	—	—	—	—	—	—	—	—	—	—		—	—	_	_	0000
1004	KFC ISK	15:0	—			—	—			—		—				RPC1	3<3:0>	-	0000
FBB8	RPC14R	31:16	—			—	—	—		—		—	—	_	—	—	—	—	0000
I BB0	KFC14K	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPC1	4<3:0>		0000
FRCO	REDUE	31:16	—			—	—			—		—			_	—	_	—	0000
1 DC0	IN DOIN	15:0	_	—	—	—	—	—	—	—	—	—	—	_		RPDO	<3:0>		0000
EBC4		31:16	_	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	0000
1004	REDIK	15:0	—	—	—	—	—	—	—	—	—	—	—	_		RPD1	<3:0>		0000
ERCO		31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	—	0000
1 BC0	KF D2K	15:0	—	—	—	—	—	—	—	—	—	—	—	_		RPD2	<3:0>		0000
ERCC		31:16	_	—	—	—	—	_	—	_	—	—	_		—	—	_	_	0000
1 BCC	REDSR	15:0		—	—	—	—	—	—	—	—	—	—	_		RPD3	<3:0>		0000
EBDO		31:16	—	—	—	—	—	—	—	—	—	—	—	-	—	—	—	—	0000
FBDU	KFD4K	15:0	_	_	_	—	—	—	_	_	_	—	_	l		RPD4	<3:0>		0000
EDDA		31:16	_	—	—	—	—	—	_	—	—	—	—		—	_	_	_	0000
FDD4	REDSK	15:0	_	_	_	—	—	—	_	_	_	_	_			RPD	i<3:0>		0000
EDEO		31:16	_	_	_	—	—	—	_	_	_	—	_	l	_	-	_	_	0000
I BLU	REDOR	15:0		—	—	—	—	—	—	—	—	—	—	_		RPD8	<3:0>		0000
EDEA	BBDOB	31:16	_	_	_	—	—	—	_	_	_	_	_		_	_	_	_	0000
FDE4	RED9R	15:0	_	—	—	—	—	_	—	_	—	—	_			RPDS	<3:0>		0000
EDES		31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	—	—	_	0000
FDEO	REDIOR	15:0	_	_	_	—	—	—	_	_	_	_	_			RPD1	0<3:0>		0000
EREC		31:16	_	—	—	—	—	_	—	_	—	—	_		—	—	_	_	0000
IBLC	REDTIK	15:0		—	—	—	—	—	—	—	—	—	—	_		RPD1	1<3:0>		0000
EDEO	DD12D(1)	31:16	_	_	_	—	—	—	_	_	_	_	_		_	_	_	_	0000
FDFU	RFD12R* /	15:0	_	_	_	—	—	—	_	_	_	—	_	l		RPD1	2<3:0>		0000
EDEO		31:16	_	—	—	—	—	—	_	—	—	—	—		—	_	_	_	0000
ГБГО	KFD14K ⁽⁾	15:0	_	_	_	—	—	—	_	_	_	_	—			RPD1	4<3:0>		0000
EDEO		31:16	_	_	_	_	—	_	—		_	—	_	_	—		_		0000
FBFC	RPU15K"	15:0		_					_		_	_		_		RPD1	5<3:0>		0000
5000		31:16	—	—	_	—	—	_	—	_	—	—	—	_	—	_	—	—	0000
FCUC	RPESR	15:0	_	—	—	_	_	_	—	—	—	—	—	_		RPE3	<3:0>		0000

PIC32MX330/350/370/430/450/470

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is only available on devices without a USB module.

3: This register is not available on 64-pin devices with a USB module.

REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER (CONTINUED)

- bit 3 T32: 32-Bit Timer Mode Select bit⁽²⁾
 - 1 = Odd numbered and even numbered timers form a 32-bit timer
 - 0 = Odd numbered and even numbered timers form a separate 16-bit timer
- bit 2 Unimplemented: Read as '0'
- bit 1 **TCS:** Timer Clock Source Select bit⁽³⁾
 - 1 = External clock from TxCK pin
 - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3 and Timer5). All timer functions are set through the even numbered timers.
 - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

15.1 Watchdog Timer Control Registers

DS6000	
)1185F-p	
bage 1	
78	

TABLE 15-1: WATCHDOG TIMER CONTROL REGISTER MAP

ess											Bits								All Resets 00000 LR
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000		31:16	_	_	_	—	_	—	—	—	_	_	_	_	—	_	—	—	0000
0000	WDICON	15:0	ON	_	_	_	_	_	_	_		SWDTPS<4:0> WDTWINEN WI					WDTCLR	0000	

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 16-1: ICXCON: INPUT CAPTURE 'X' CONTROL REGISTER (CONTINUED)

- bit 2-0 ICM<2:0>: Input Capture Mode Select bits
 - 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
 - 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
 - 101 = Prescaled Capture Event mode every sixteenth rising edge
 - 100 = Prescaled Capture Event mode every fourth rising edge
 - 011 = Simple Capture Event mode every rising edge
 - 010 = Simple Capture Event mode every falling edge
 - 001 = Edge Detect mode every edge (rising and falling)
 - 000 = Input Capture module is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 23-3: AD1CON3: ADC CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	—	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	—	—	_	—	_	_		
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	ADRC	—	— SAMC<4:0> ⁽¹⁾							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	R/W-0		
	ADCS<7:0> ⁽²⁾									

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ADRC:** ADC Conversion Clock Source bit
 - 1 = Clock derived from FRC
 - 0 = Clock derived from Peripheral Bus Clock (PBCLK)
- bit 14-13 Unimplemented: Read as '0'
- - • 00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD 00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD
- **Note 1:** This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.
 - 2: This bit is not used if the ADRC bit (AD1CON3<15>) = 1.

27.4.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to enabled or disabled peripherals:

- Control register lock sequence
- · Configuration bit select lock

27.4.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 6.** "Oscillator" (DS60001112) in the "*PIC32 Family Reference Manual*" for details.

27.4.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

			Standard Operating Conditions: 2.3V to 3.6V								
			(unless otherwise stated)								
DC CHA	RACTE	RISTICS	Operating temp	erature	$0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial						
					-40°C ≤ T	A ≤ +85	5°C for Industrial				
							5°C for V-temp				
Param. No.	Symb.	Characteristics	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions				
		Input Low Voltage									
DI10	VIL	I/O Pins with PMP	Vss	—	0.15 Vdd	V					
		I/O Pins	Vss	—	0.2 Vdd	V					
DI18		SDAx, SCLx	Vss	—	0.3 Vdd	V	SMBus disabled (Note 4)				
DI19		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled (Note 4)				
		Input High Voltage									
DI20	Vih	I/O Pins not 5V-tolerant ⁽⁵⁾	0.65 VDD	—	Vdd	V	(Note 4,6)				
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.25 VDD + 0.8V	—	5.5	V	(Note 4,6)				
		I/O Pins 5V-tolerant ⁽⁵⁾	0.65 VDD	—	5.5	V					
DI28		SDAx, SCLx	0.65 VDD	—	5.5	V	SMBus disabled (Note 4,6)				
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled, 2.3V ≤ VPIN ≤ 5.5 (Note 4,6)				
DI30	ICNPU	Change Notification Pull-up Current		_	-50	μA	VDD = 3.3V, VPIN = VSS (Note 3,6)				
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	—	50	—	μA	VDD = 3.3V, VPIN = VDD				

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V tolerant pins.
- 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
- 7: VIL source < (Vss 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

					Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)							
DC CHA	Operatin	g tempe	erature	$0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial -40°C $\le TA \le +85^{\circ}C$ for Industrial -40°C $\le TA \le +105^{\circ}C$ for V-temp								
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions					
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins	_	_	0.4	v	IOL \leq 9 mA, VDD = 3.3V					
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6	_	_	0.4	V	$\text{IOL} \leq 15 \text{ mA}, \text{ VDD} = 3.3 \text{V}$					
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins	2.4	_	_	v	Ioh ≥ -10 mA, Vdd = 3.3V					
		Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6	2.4	_	_	V	Іон ≥ -15 mA, Vdd = 3.3V					
		Output High Voltage	1.5 ⁽¹⁾		—		IOH \geq -14 mA, VDD = 3.3V					
		4x Source Driver Pins - All I/O	2.0 ⁽¹⁾	—	_	V	IOH \ge -12 mA, VDD = 3.3V					
DO20A	Vон1	output pins not defined as 8x Sink Driver pins	3.0 ⁽¹⁾	—	—		IOH \ge -7 mA, VDD = 3.3V					
2020/(Output High Voltage	1.5 ⁽¹⁾	_	_	V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$					
		8x Source Driver Pins - RC15,	2.0 ⁽¹⁾	_	_		$\text{IOH} \geq \text{-18 mA, VDD} = 3.3\text{V}$					
		RD2, RD10, RF6, RG6	3.0 ⁽¹⁾				Ioh \geq -10 mA, Vdd = 3.3V					

TABLE 31-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

FIGURE 31-23: EJTAG TIMING CHARACTERISTICS



TABLE 31-43: EJTAG TIMING REQUIREMENTS

АС СНА	RACTERISTI	cs	Standa (unless Operat	ard Oper s otherw ing temp	ating Co vise state erature	prditions: 2.3V to 3.6V ed) $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp		
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions		
EJ1	Ттсксус	TCK Cycle Time	25		ns	—		
EJ2	Ттскнідн	TCK High Time	10		ns	—		
EJ3	TTCKLOW	TCK Low Time	10		ns	—		
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5		ns	—		
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	З		ns	—		
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK		5	ns	—		
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK		5	ns	—		
EJ8	TTRSTLOW	TRST Low Time	25	_	ns			
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output			ns	—		

Note 1: These parameters are characterized, but not tested in manufacturing.



64-Lead Very Thin Plastic Quad Flat, No Lead Package (RG) - 9x9x1.0 mm Body [QFN] 4.7x4.7 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimensior	n Limits	MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	X2			4.80	
Optional Center Pad Length	Y2			4.80	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.25	
Contact Pad Length (X64)	Y1			0.85	
Contact Pad to Center Pad (X64)	G1		1.625 REF		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2260A