

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

·XF

Product Status	Obsolete
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx370f512l-v-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1:	PINOUT I/O DESCRIPTIONS	(CONTINUED)
------------	-------------------------	-------------

		Pin Numb	er				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
U1CTS	PPS	PPS	PPS	I	ST	UART1 Clear to Send	
U1RTS	PPS	PPS	PPS	0	_	UART1 Ready to Send	
U1RX	PPS	PPS	PPS	I	ST	UART1 Receive	
U1TX	PPS	PPS	PPS	0	_	UART1 Transmit	
U2CTS	PPS	PPS	PPS	Ι	ST	UART2 Clear to Send	
U2RTS	PPS	PPS	PPS	0	—	UART2 Ready to Send	
U2RX	PPS	PPS	PPS	I	ST	UART2 Receive	
U2TX	PPS	PPS	PPS	0	_	UART2 Transmit	
U3CTS	PPS	PPS	PPS	Ι	ST	UART3 Clear to Send	
<b>U</b> 3RTS	PPS	PPS	PPS	0	_	UART3 Ready to Send	
U3RX	PPS	PPS	PPS	I	ST	UART3 Receive	
U3TX	PPS	PPS	PPS	0	_	UART3 Transmit	
U4CTS	PPS	PPS	PPS	Ι	ST	UART4 Clear to Send	
U4RTS	PPS	PPS	PPS	0	_	UART4 Ready to Send	
U4RX	PPS	PPS	PPS	I	ST	UART4 Receive	
U4TX	PPS	PPS	PPS	0	_	UART4 Transmit	
U5CTS <sup>(3)</sup>	—	PPS	PPS	Ι	ST	UART5 Clear to Send	
U5RTS <sup>(3)</sup>	_	PPS	PPS	0	_	UART5 Ready to Send	
U5RX <sup>(3)</sup>	—	PPS	PPS	I	ST	UART5 Receive	
U5TX <sup>(3)</sup>	—	PPS	PPS	0	—	UART5 Transmit	
SCK1	35 <sup>(1)</sup> , 50 <sup>(2)</sup>	55 <sup>(1)</sup> , 70 <sup>(2)</sup>	B30 <sup>(1)</sup> , B38 <sup>(2)</sup>	I/O	ST	Synchronous Serial Clock Input/Output for SPI1	
SDI1	PPS	PPS	PPS	0	_	SPI1 Data In	
SDO1	PPS	PPS	PPS	I/O	ST	SPI1 Data Out	
SS1	PPS	PPS	PPS	I/O	—	SPI1 Slave Synchronization for Frame Pulse I/O	
SCK2	4	10	A7	I/O	ST	Synchronous Serial Clock Input/Output for SPI2	
SDI2	PPS	PPS	PPS	0	_	SPI2 Data In	
SDO2	PPS	PPS	PPS	I/O	ST	SPI2 Data Out	
SS2	PPS	PPS	PPS	I/O	—	SPI2 Slave Synchronization for Frame Pulse I/O	
SCL1	37 <sup>(1)</sup> , 44 <sup>(2)</sup>	57 <sup>(1)</sup> , 66 <sup>(2)</sup>	B31 <sup>(1)</sup> , B36 <sup>(2)</sup>	I/O	ST	Synchronous Serial Clock Input/Output for I2C1	
SDA1	36 <sup>(1)</sup> , 43 <sup>(2)</sup>	56 <sup>(1)</sup> , 67 <sup>(2)</sup>	A38 <sup>(1)</sup> , A44 <sup>(2)</sup>	I/O	ST	Synchronous Serial Data Input/Output for I2C1	
SCL2	32	58	A39	I/O	ST	Synchronous Serial Clock Input/Output for I2C2	
SDA2	31	59	B32	I/O	ST	Synchronous Serial Data Input/Output for I2C2	
TMS	23	17	B9	Ι	ST	JTAG Test Mode Select Pin	
тск	27	38	A26	Ι	ST	JTAG Test Clock Input Pin	
TDI	28	60	A40	Ι		JTAG Test Clock Input Pin	
TDO	24	61	B33	0		JTAG Test Clock Output Pin	
RTCC	42	68	B37	0		Real-Time Clock Alarm Output	
Leaend:	CMOS = CMOS compatible input or output Analog = Analog input P = Power						

ST = Schmitt Trigger input with CMOS levels

O = Output

I = Input

TTL = TTL input buffer

**Note 1:** This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

### 2.11 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-6, Figure 2-7, and Figure 2-8.



#### FIGURE 2-6: CAPACITIVE TOUCH SENSING WITH GRAPHICS APPLICATION

#### FIGURE 2-7: AUDIO PLAYBACK APPLICATION



Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

## TABLE 3-3: MIPS32<sup>®</sup> M4K<sup>®</sup> PROCESSOR CORE EXCEPTION TYPES

## 3.3 Power Management

The MIPS<sup>®</sup> M4K<sup>®</sup> processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or Halting the clocks, which reduces system power consumption during Idle periods.

#### 3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 27.0 "Power-Saving Features".

#### 3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX330/350/370/430/450/470 family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption.

## 3.4 EJTAG Debug Support

The MIPS<sup>®</sup> M4K<sup>®</sup> processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the M4K<sup>®</sup> core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	—	—	—	—	—	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:10	—	—	—	—	—	—	—	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	
15:8	BMXDUDBA<15:8>								
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
				BMXDU	DBA<7:0>				

#### REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

## Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

#### bit 15-10 BMXDUDBA<15:10>: DRM User Data Base Address bits

When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 BMXDUDBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—		—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23:10	—	—	—	—	—	—	—	SS0
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—	MVEC	—	TPC<2:0>		
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP

#### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

#### Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-17 Unimplemented: Read as '0'

- bit 16 SS0: Single Vector Shadow Register Set bit
  - 1 = Single vector is presented with a shadow register set
  - 0 = Single vector is not presented with a shadow register set

#### bit 15-13 Unimplemented: Read as '0'

- bit 12 MVEC: Multi Vector Configuration bit
  - 1 = Interrupt controller configured for multi vectored mode
  - 0 = Interrupt controller configured for single vectored mode

#### bit 11 Unimplemented: Read as '0'

- bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
  - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
  - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
  - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
  - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
  - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
  - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
  - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer 000 = Disables Interrupt Proximity timer
- bit 7-5 **Unimplemented:** Read as '0'
- bit 4 **INT4EP:** External Interrupt 4 Edge Polarity Control bit
  - 1 = Rising edge
    - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	—	RODIV<14:8> <sup>(1,3)</sup>								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	RODIV<7:0> <sup>(3)</sup>									
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC		
15:8	ON	_	SIDL	OE	RSLP <sup>(2)</sup>	_	DIVSWEN	ACTIVE		
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
				_	ROSEL<3:0> <sup>(1)</sup>					

#### **REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER**

Legend:	HC = Hardware Clearable	HS = Hardware Settable	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 Unimplemented: Read as '0'
- bit 30-16 **RODIV<14:0>:** Reference Clock Divider bits<sup>(1,3)</sup> This value selects the Reference Clock Divider bits. See Figure 8-1 for more information. bit 15 **ON:** Output Enable bit 1 = Reference Oscillator Module is enabled 0 = Reference Oscillator Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Peripheral Stop in Idle Mode bit
  - 1 = Discontinue module operation when device enters Idle mode
  - 0 = Continue module operation in Idle mode
- bit 12 OE: Reference Clock Output Enable bit
  - 1 = Reference clock is driven out on REFCLKO pin
  - 0 = Reference clock is not driven out on REFCLKO pin
- bit 11 RSLP: Reference Oscillator Module Run in Sleep bit<sup>(2)</sup>
  - 1 = Reference Oscillator Module output continues to run in Sleep
  - 0 = Reference Oscillator Module output is disabled in Sleep
- bit 10 Unimplemented: Read as '0'
- bit 9 DIVSWEN: Divider Switch Enable bit
  - 1 = Divider switch is in progress
    - 0 = Divider switch is complete
- bit 8 ACTIVE: Reference Clock Request Status bit
  - 1 = Reference clock request is active
  - 0 = Reference clock request is not active
- bit 7-4 Unimplemented: Read as '0'
- **Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
  - **2:** This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
  - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

# PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	CHEWEN	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_	CHEIDX<3:0>			

#### REGISTER 9-2: CHEACC: CACHE ACCESS REGISTER

#### Legend:

0					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 **CHEWEN:** Cache Access Enable bits for registers CHETAG, CHEMSK, CHEW0, CHEW1, CHEW2, and CHEW3

1 = The cache line selected by CHEIDX<3:0> is writeable

0 = The cache line selected by CHEIDX<3:0> is not writeable

bit 30-4 **Unimplemented:** Write '0'; ignore read

bit 3-0 CHEIDX<3:0>: Cache Line Index bits

The value selects the cache line for reading or writing.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	—	—	—	—	—	—			
22.16	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0			
23.10	—	—	—	—	—	—	—	—			
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	CHSPTR<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0	CHSPTR<7:0>										

#### REGISTER 10-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

00000000000000000000 = Points to byte 0 of the source

**Note:** When in Pattern Detect mode, this register is reset on a pattern detect.

#### REGISTER 10-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	—	—	—	—	—	—	—	—				
22:16	U-0 U-0		U-0	U-0	U-0	U-0	U-0	U-0				
23.10	—	—	—	—	—	—	—	_				
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
10.0	CHDPTR<15:8>											
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0		CHDPTR<7:0>										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Unimplemented: Read as '0'
-----------	----------------------------

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

1111111111111111 = Points to byte 65,535 of the destination

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	—	—	—
7.0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
7:0	UTEYE UOEMON -			USBSIDL			_	UASUSPND

#### REGISTER 11-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

bit 7 UTEYE: USB Eye-Pattern Test Enable bit

- 1 = Eye-Pattern Test is enabled
- 0 = Eye-Pattern Test is disabled

#### bit 6 **UOEMON:** USB OE Monitor Enable bit

1 = OE signal is active; it indicates intervals during which the D+/D- lines are driving
 0 = OE signal is inactive

#### bit 5 Unimplemented: Read as '0'

- bit 4 USBSIDL: Stop in Idle Mode bit
  - 1 = Discontinue module operation when device enters Idle mode
  - 0 = Continue module operation in Idle mode

#### bit 3-1 Unimplemented: Read as '0'

#### bit 0 UASUSPND: Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 11-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock

### TABLE 12-2: OUTPUT PIN SELECTION (CONTINUED)

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPD9	RPD9R	RPD9R<3:0>	0000 = No Connect
RPG6	RPG6R	RPG6R<3:0>	0001 = U3RTS
RPB8	RPB8R	RPB8R<3:0>	0010 = U4TX
RPB15	RPB15R	RPB15R<3:0>	10011 = REFCLKO
RPD4	RPD4R	RPD4R<3:0>	0101 = Reserved
RPB0	RPB0R	RPB0R<3:0>	0110 = Reserved
RPE3	RPE3R	RPE3R<3:0>	0111 = <u>SS1</u>
RPB7	RPB7R	RPB7R<3:0>	1000 <b>= SDO1</b>
RPB2	RPB2R	RPB2R<3:0>	1001 = Reserved
RPF12 <sup>(4)</sup>	RPF12R	RPF12R<3:0>	1010 = Reserved
RPD12 <sup>(4)</sup>	RPD12R	RPD12R<3:0>	1011 = 0C5
RPF8 <sup>(4)</sup>	RPF8R	RPF8R<3:0>	1100 = Reserved 1101 = C1OUT
RPC3 <sup>(4)</sup>	RPC3R	RPC3R<3:0>	1110 = Reserved
RPE9 <sup>(4)</sup>	RPE9R	RPE9R<3:0>	1111 = Reserved
RPD1	RPD1R	RPD1R<3:0>	0000 = <u>No Connect</u>
RPG9	RPG9R	RPG9R<3:0>	0001 = U2RTS
RPB14	RPB14R	RPB14R<3:0>	10010 = Reserved
RPD0	RPD0R	RPD0R<3:0>	$0100 = U5TX^{(4)}$
RPD8	RPD8R	RPD8R<3:0>	0101 = <u>Reserved</u>
RPB6	RPB6R	RPB6R<3:0>	0110 = SS2
RPD5	RPD5R	RPD5R<3:0>	10111 = Reserved
RPF3 <sup>(3)</sup>	RPF3R	RPF3R<3:0>	1001 = Reserved
RPF6 <sup>(1)</sup>	RPF6R	RPF6R<3:0>	1010 = Reserved
RPF13 <sup>(4)</sup>	RPF13R	RPF13R<3:0>	1011 = OC2
RPC2 <sup>(4)</sup>	RPC2R	RPC2R<3:0>	1100 = OC1 1101 = Reserved
RPE8 <sup>(4)</sup>	RPE8R	RPE8R<3:0>	1110 = Reserved
RPF2 <sup>(5)</sup>	RPF2R	RPF2R<3:0>	1111 = Reserved

**Note 1:** This selection is only available on General Purpose devices.

**2:** This selection is only available on 64-pin General Purpose devices.

3: This selection is only available on 100-pin General Purpose devices.

4: This selection is only available on 100-pin USB and General Purpose devices.

5: This selection is not available on 64-pin USB devices.

## TABLE 12-6: PORTC REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY

ess		6	Bits																
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6210	TRISC	31:16	_	_	—	_		—	_		_			_	_	_			0000
0210	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	—	—	—	—	_	_	_	_	—	_	_	xxxx
6220	PORTO	31:16	_	_	_	_	_	—	_	—	_	_	_	_	_	_	_	—	0000
0220	TORIC	15:0	RC15	RC14	RC13	RC12	_	—	_	—	—		_	_	_	—		—	xxxx
6230	LATC	31:16	—	_	_	_	_	—	_	—	—		_	_	_	—		—	0000
0200	LATO	15:0	LATC15	LATC14	LATC13	LATC12	—	—	—	—	—	—	—	—	—	—	—	—	xxxx
6240	ODCC	31:16	—	—	—	—	—	—	—	—	—	_	—	—	—	—	_	—	0000
02.0	0200	15:0	ODCC15	ODCC14	ODCC13	ODCC12	—	—	_	—	—	_	—	—	—	—	_	_	xxxx
6250	CNPUC	31:16	_	_	—	_		—	_		_					_			0000
		15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	—	—	—	—	_		—	—	—	—		—	XXXX
6260	CNPDC	31:16	_	_		_	—	—	—	—	_	—	—	—	—	_	—	—	0000
		15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	—	—	_	—	_	_	_	—	—	_	_	—	XXXX
6270	CNCONC	31:16	_			—	—	—	_		—	_	—	—	—	—	_	_	0000
		15:0	ON		SIDL	—	—	—	_		—	_	—	—	—	—	_	_	0000
6280	CNENC	31:16					—	—	_		—	_	—	—	—	—	_	_	0000
		15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	—	—	_		_	_	—	—	—	_	_	_	XXXX
6290	CNSTATC	31:16	_	—		_	—	—	_		_	_	—	—	—	_	_	_	0000
	-	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	—	—	—	—	—	—	—	—	—	—	—	—	XXXX

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

## TABLE 12-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

2012-2016 Microchi	
o Technology	
Inc	

0

method         method<	ŝ				Bits															
RPGN       31.0       -       -       -       -       -       -       -       -       -       -       -       000         RPGN       31.0       -       -       -       -       -       -       -       -       -       -       -       -       000         RPGN       31.0       -       -       -       -       -       -       -       -       -       -       -       -       000         RPGN       31.0       -       -       -       -       -       -       -       -       -       -       000         RPGN       31.0       -       -       -       -       -       -       -       -       -       -       000         RPGN       31.0       -       -       -       -       -       -       -       -       -       000         RPGN       31.0       -       -       -       -       -       -       -       -       -       -       000         RPGN       31.0       -       -       -       -       -       -       -       -       000       - <t< th=""><th>Virtual Addre (BF80_#)</th><th>Register Name</th><th>Bit Range</th><th>31/15</th><th>30/14</th><th>29/13</th><th>28/12</th><th>27/11</th><th>26/10</th><th>25/9</th><th>24/8</th><th>23/7</th><th>22/6</th><th>21/5</th><th>20/4</th><th>19/3</th><th>18/2</th><th>17/1</th><th>16/0</th><th>All Resets</th></t<>	Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
Norm	FC14	RPE5R	31:16	_	—	—	—	—	—	-	_	_	-	—	_	_	-	_	_	0000
FC20         RPE8R <sup>(1)</sup> 1.6         -         -         -         -         -         -         -         -         000           CC4         RPE9R <sup>(1)</sup> 1.6         -         -         -         -         -         -         -         -         -         000           CC4         RPE9R <sup>(1)</sup> 1.16         -         -         -         -         -         -         -         -         RPE9R <sup>(2)</sup> 000           CC4         RPE9R <sup>(1)</sup> 1.16         -         -         -         -         -         -         -         -         000           CC4         RPE1R <sup>(1)</sup> 1.16         -         -         -         -         -         -         -         -         000           CC4         RPF1R <sup>(1)</sup> 1.16         -         -         -         -         -         -         -         -         000           CC4         RPF2R <sup>(1)</sup> 1.16         -         -         -         -         -         -         -         -         000           CC4         RPF3R <sup>(2)</sup> 1.16         -         -         -         -	1014		15:0	-	—	—	—	—	—	—	_	_	—	—	_		RPE5	<3:0>		0000
Norm         Norm <th< td=""><td>FC20</td><td>RPF8R<sup>(1)</sup></td><td>31:16</td><td>_</td><td></td><td></td><td></td><td>—</td><td>—</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td>—</td><td>0000</td></th<>	FC20	RPF8R <sup>(1)</sup>	31:16	_				—	—	—	—	_	—	—	_	—	—	—	—	0000
FC24     RPEQR <sup>0</sup> 31.6     -     -     -     -     -     -     -     -     -     -     -     -     000       RC0     31.6     -     -     -     -     -     -     -     -     -     -     -     REPC3     000       RF0     31.6     -     -     -     -     -     -     -     -     -     -     -     -     RPE033       S10     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     000       RP13     31.6     -     -     -     -     -     -     -     -     -     -     -     000       RP13     31.6     -     -     -     -     -     -     -     -     -     -     000       RP13     31.6     -     -     -     -     -     -     -     -     -     000       RP13     31.6     -     -     -     -     -     -     -     000       RP13     31.6     -     -     -     -     -     -     -     -			15:0					-	-	_			—	—			RPE8	<3:0>		0000
Norm         Norm <th< td=""><td>FC24</td><td>RPE9R<sup>(1)</sup></td><td>31:16</td><td>_</td><td></td><td></td><td></td><td>—</td><td>—</td><td>—</td><td>_</td><td></td><td>—</td><td>—</td><td></td><td>—</td><td></td><td>_</td><td>—</td><td>0000</td></th<>	FC24	RPE9R <sup>(1)</sup>	31:16	_				—	—	—	_		—	—		—		_	—	0000
F40         F40 <td></td> <td></td> <td>15:0</td> <td>_</td> <td></td> <td></td> <td></td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>_</td> <td>—</td> <td>—</td> <td></td> <td></td> <td>RPES</td> <td>&lt;3:0&gt;</td> <td></td> <td>0000</td>			15:0	_				—	—	—		_	—	—			RPES	<3:0>		0000
Model       Model <t< td=""><td>FC40</td><td>RPF0R</td><td>31:16</td><td>_</td><td></td><td></td><td></td><td>—</td><td>—</td><td></td><td></td><td></td><td>—</td><td>—</td><td></td><td>—</td><td>—</td><td></td><td>—</td><td>0000</td></t<>	FC40	RPF0R	31:16	_				—	—				—	—		—	—		—	0000
FC4         RF1R         31:10         -         RF12         000           RF12         31:6         -         -         -         -         -         -         -         -         -         -         -         000           RF12         31:6         -         -         -         -         -         -         -         -         -         -         000           RC40         31:6         -         -         -         -         -         -         -         -         -         000           RC50         RF43         31:6         -         -         -         -         -         -         -         -         000           RC50         RF667         31:6         -         -			15:0	_				—	—	—		_	—	—			RPF0	<3:0>		0000
Model         Model <th< td=""><td>FC44</td><td>RPF1R</td><td>31:16</td><td>_</td><td></td><td></td><td></td><td>—</td><td>—</td><td>—</td><td>_</td><td></td><td>—</td><td>—</td><td></td><td>—</td><td></td><td>_</td><td>—</td><td>0000</td></th<>	FC44	RPF1R	31:16	_				—	—	—	_		—	—		—		_	—	0000
FC48         RF2R <sup>(1)</sup> 31:6         -         -         -         -         -         -         -         -         -         -         0000           FC42         RF3R <sup>(2)</sup> 31:6         -         0000         RPF3R <sup>(2)</sup> 31:6         -         -         -         -         -         -         -         0000         RPF3R <sup>(2)</sup> 31:6         -         -         -         -         -         -         0000         RPF3R <sup>(2)</sup> 31:6         -         -         -         -         -         0000         RPF3R <sup>(2)</sup> 31:6         -         -         -         -         0000         RPF3R <sup>(2)</sup> 31:6         -         -         -         -         0000         RPF3R <sup>(2)</sup> 31:6         -         -         -         0			15:0	_				—	—				—	—			RPF1	<3:0>		0000
Ref R         Bit         -         -         -         -         -         -         -         -         -         -         -         -         -         RPF23(D)         0000         RPF23(D)         0000           FC4C         RPF3R(1)         1         -         0000           FC56         RPF3R(1)         16         -         -         -         -         -         -         -         -         0000         RPF3(2)         0000         RPF43(2)         0000         RPf33(2	FC48	RPF2R <sup>(3)</sup>	31:16	_				—	—					—		—			_	0000
FAC0         RPF3R <sup>0</sup> 3116         -         -         -         -         -         -         -         -         -         000         0000           FC30         RPF4R         3116         -         0000           C53         RP58(*         3116         -         -         -         -         -         -         -         -         -         -         0000           C568         RP68(*)         3116         -         -         -         -         -         -         -         -         0000           C568         RP68(*)         3116         -         -         -         -         -         -         -         -         0000           C579         RP13(*)         3116         -         - <th< td=""><td></td><td></td><td>15:0</td><td>_</td><td></td><td></td><td></td><td>—</td><td>—</td><td></td><td></td><td></td><td></td><td>—</td><td></td><td></td><td>RPF2</td><td>&lt;3:0&gt;</td><td></td><td>0000</td></th<>			15:0	_				—	—					—			RPF2	<3:0>		0000
RPF AR         15.0         -         0000         -<	FC4C	RPF3R <sup>(2)</sup>	31:16	—				—	—		_	—	—	—	—	—	—	_	—	0000
RPFA         31.16         -         0000         RPF43.0 >         0000         RPF43.0 >         0000         RPF43.0 >         0000         RPF43.0 >         0000         RPF53.0 >         0000         RPF3.0 >         <			15:0	_				—	—				—	—			RPF3	<3:0>		0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	FC50	RPF4R	31:16	_				—	—					—		—	—		_	0000
RPFSR         31:16         -         0000           RC68         RPF6R(2)         31:16         -         -         -         -         -         -         -         -         -         -         0000           RC60         31:16         -         -         -         -         -         -         -         -         -         0000           RC70         RPF3R(1)         31:16         -         -         -         -         -         -         -         -         0000           RC70         RPF3R(1)         31:16         -         -         -         -         -         -         -         -         0000           RC71         RPF3R(1)         31:16         -         -         -         -         -         -         -         -         0000           RC71         RPF3R(1)         31:16         -         -         -			15:0	—				—	—	—			—	—			RPF4	<3:0>		0000
MARCE       15:0       -       -       -       -       -       -       -       -       -       -       RPF530>       0000         FC58       RPF6R(2)       31:16       -       -       -       -       -       -       -       -       -       -       -       0000       0000         FC60       RPF8R(1)       31:16       -       -       -       -       -       -       -       -       -       0000       RPF6<3:0>       0000         FC60       RPF8R(1)       31:16       -       -       -       -       -       -       -       -       0000       RPF6<3:0>       0000         FC70       RPF12R(1)       31:16       -       -       -       -       -       -       -       -       0000         FC71       RPF12R(1)       31:16       -       -       -       -       -       -       -       -       -       -       0000         FC71       RPF13R(1)       31:16       -       -       -       -       -       -       -       -       -       -       -       -       -       0000         FC	FC54	RPF5R	31:16	_				—	—				—	—		—	—		—	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			15:0	-	-	-	-	-	-	_	-	-	—	-	_		RPF5	<3:0>		0000
Hore       15:0       -       -       -       -       -       -       -       -       -       RPF6-3.0>       0000         FC00       RPF8R(1)       31:16       -       -       -       -       -       -       -       -       -       0000         FC00       RPF12R(1)       31:16       -       -       -       -       -       -       -       -       -       0000         FC70       RPF12R(1)       31:16       -       -       -       -       -       -       -       -       -       0000         FC70       RPF12R(1)       31:16       -       -       -       -       -       -       -       -       0000         FC74       RPF13R(1)       31:16       -       -       -       -       -       -       -       -       -       0000         FC74       RPF13R(1)       31:16       -       -       -       -       -       -       -       -       -       0000         FC80       RPG0R(1)       31:16       -       -       -       -       -       -       -       -       -       0000	FC58	RPF6R <sup>(2)</sup>	31:16	_				—	—	_	_	_	—	—	_	_		_	_	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			15:0	—				—	—		_	—	—	—	—		RPF6	<3:0>		0000
Hore       15:0       -       -       -       -       -       -       -       -       -       -       -       -       -       0000       0000         FC70       RPF12R(1)       31:16       -       0000	FC60	RPF8R <sup>(1)</sup>	31:16	-	-	-	-	-	-	_	-	-	—	-	_	-		—	_	0000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_	15:0	_				-	-			_	_	-	_		RPF8	<3:0>		0000
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	FC70	RPF12R <sup>(1)</sup>	31:16	_				-	-			_	_	-	_	_	—	—	_	0000
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			15:0	_	-	-	-	-	_		_	_	_	_	_		RPF12	2<3:0>		0000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	FC74	RPF13R <sup>(1)</sup>	31:16	_				-	-			_	_	-	_	_	—	—	_	0000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			15:0	_				-	-			_	_	-	_		RPF1	3<3:0>		0000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	FC80	RPG0R <sup>(1)</sup>	31:16	-	-	-	-	-	-	_	-	-	—	-	_	-	—	_	_	0000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			15:0	_				-	-			_	_	-	_		RPGO	<3:0>		0000
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	FC84	RPG1R <sup>(1)</sup>	31:16	_				-	-			_	_	-	_	_	—	—	_	0000
RPG6R $31:16$ $   -$		-	15:0	—	-	-	-	—	—	—	_	—	—	—	_		RPG1	<3:0>		0000
Hole       15:0               RPG6<3:0>       000         FC9C       RPG7R       31:16                000         FC9C       RPG7R       31:16                000         FC9C       RPG7R       31:16               0000         FC9C       RPG7R       31:16               0000         FC9C       RPG7R       31:16               0000         R000                 0000         R000               RPG7<3:0>       0000	FC98	RPG6R	31:16	—	_	_	_	—	—	—		—	—	—	_	—		—	—	0000
RPG7R       31:16                0000         15:0               0000			15:0	—	—	—	—	—	—	—	—	—	—	—	—		RPG6	<3:0>		0000
15:0 RPG7<3:0> 000	FC9C	RPG7R	31:16	—	_	_	_	—	—	—	—	—	—	—	—	—		—	—	0000
			15:0		—	_		—				—	—	—	—		RPG7	<3:0>		0000

**Note 1:** This register is not available on 64-pin devices.

2: This register is only available on devices without a USB module.

3: This register is not available on 64-pin devices with a USB module.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	—	SIDL	—	—	—	—	—
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	OC32	OCFLT <sup>(2)</sup>	OCTSEL		OCM<2:0>	

#### REGISTER 17-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Peripheral On bit<sup>(1)</sup>
  - 1 = Output Compare peripheral is enabled
  - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
  - 1 = Discontinue operation when CPU enters Idle mode
  - 0 = Continue operation in Idle mode
- bit 12-6 Unimplemented: Read as '0'
- bit 5 OC32: 32-bit Compare Mode bit
  - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisions to the 32-bit timer source 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 OCFLT: PWM Fault Condition Status bit<sup>(2)</sup>
  - 1 = PWM Fault condition has occurred (cleared in HW only)
  - 0 = No PWM Fault condition has occurred
- bit 3 OCTSEL: Output Compare Timer Select bit
  - 1 = Timer3 is the clock source for this Output Compare module
  - 0 = Timer2 is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
  - 111 = PWM mode on OCx; Fault pin is enabled
  - 110 = PWM mode on OCx; Fault pin is disabled
  - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
  - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
  - 011 = Compare event toggles OCx pin
  - 010 = Initialize OCx pin high; compare event forces OCx pin low
  - 001 = Initialize OCx pin low; compare event forces OCx pin high
  - 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - **2:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

## PIC32MX330/350/370/430/450/470

					1	1		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	_	-
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
15:8	—	—	IOLOCK <sup>(1)</sup>	PMDLOCK <sup>(1)</sup>	—	—		
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1
7:0	_	_	_	—	JTAGEN	TROEN		TDOEN

#### **REGISTER 28-5: CFGCON: CONFIGURATION CONTROL REGISTER**

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-14 Unimplemented: Read as '0'

- bit 13 **IOLOCK:** Peripheral Pin Select Lock bit<sup>(1)</sup>
  - 1 = Peripheral Pin Select is locked. Writes to PPS registers is not allowed
  - 0 = Peripheral Pin Select is not locked. Writes to PPS registers is allowed
- bit 12 PMDLOCK: Peripheral Module Disable bit<sup>(1)</sup>
  - 1 = Peripheral module is locked. Writes to PMD registers is not allowed
  - 0 = Peripheral module is not locked. Writes to PMD registers is allowed

#### bit 11-4 Unimplemented: Read as '0'

- bit 3 JTAGEN: JTAG Port Enable bit
  - 1 = Enable the JTAG port
  - 0 = Disable the JTAG port

#### bit 2 TROEN: Trace Output Enable bit

- 1 = Enable trace outputs and start trace clock (trace probe must be present)
- 0 = Disable trace outputs and stop trace clock
- bit 1 Unimplemented: Read as '0'
- bit 0 TDOEN: TDO Enable for 2-Wire JTAG
  - 1 = 2-wire JTAG protocol uses TDO
  - 0 = 2-wire JTAG protocol does not use TDO
- Note 1: To change this bit, the unlock sequence must be performed. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

#### TABLE 31-35: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS <sup>(5)</sup>			Standard Op (unless othe Operating te	perating C erwise stat mperature	onditions: 2 ted) 0°C ≤ TA ≤ -40°C ≤ TA ≤	.3V to 3 +70°C ≤ +85°C	3.6V for Commercial c for Industrial
Param. No.	Symbol	Characteristics	Min.	Typical	-40°C ≤ IA ≤ Max.	Units	C for V-temp Conditions
Device	Supply	1					•
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V	_
AD02	AVss	Module Vss Supply	Vss		Vss + 0.3	V	—
Referer	nce Inputs						
AD05	VREFH	Reference Voltage High	AVss + 2.0	—	AVdd	V	(Note 1)
AD05a			2.5	—	3.6	V	VREFH = AVDD (Note 3)
AD06	Vrefl	Reference Voltage Low	AVss	—	VREFH – 2.0	V	(Note 1)
AD07	Vref	Absolute Reference Voltage (VREFH – VREFL)	2.0	—	AVdd	V	(Note 3)
AD08	IREF	Current Drain	_	250 —	400 3	μΑ μΑ	ADC operating ADC off
Analog	Input						
AD12	VINH-VINL	Full-Scale Input Span	VREFL	—	VREFH	V	—
AD13	Vinl	Absolute VINL Input Voltage	AVss – 0.3	—	AVDD/2	V	_
AD14	Vin	Absolute Input Voltage	AVss – 0.3	—	AVDD + 0.3	V	—
AD15		Leakage Current	_	+/- 0.001	+/-0.610	μA	$\label{eq:VINL} \begin{array}{l} VINL = AVSS = VREFL = 0V, \\ AVDD = VREFH = 3.3V \\ Source Impedance = 10 \ k\Omega \end{array}$
AD17	Rin	Recommended Impedance of Analog Voltage Source			5K	Ω	(Note 1)
ADC Ac	curacy – N	leasurements with Exter	nal VREF+/VR	EF-			1
AD20c	Nr	Resolution	1	0 data bits		bits	_
AD21c	INL	Integral Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD22c	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)
AD23c	Gerr	Gain Error	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD24n	EOFF	Offset Error	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V
AD25c		Monotonicity	_	—	_	_	Guaranteed

Note 1: These parameters are not characterized or tested in manufacturing.

**2:** With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for VBORMIN values.

#### TABLE 31-42: CTMU CURRENT SOURCE SPECIFICATIONS

DC CHARACTERISTICS			Standar (unless Operatin	d Operat otherwis Ig temper	ing Cond se stated) ature 0° -40 -40	itions: 2 ℃ ≤ Ta ≤ ℃ ≤ Ta : ℃ ≤ Ta :	2.3V to 3.6V ≤ +70°C for Commercial ≤ +85°C for Industrial ≤ +105°C for V-temp
Param No.	Symbol	Characteristic	Min. Typ. Max. Units Conditions			Conditions	
CTMU CUR	RENT SOUR	CE					
CTMUI1	IOUT1	Base Range <sup>(1)</sup>	_	0.55	_	μA	CTMUICON<9:8> = 01
CTMUI2	IOUT2	10x Range <sup>(1)</sup>	_	5.5	—	μA	CTMUICON<9:8> = 10
CTMUI3	IOUT3	100x Range <sup>(1)</sup>	_	55	_	μA	CTMUICON<9:8> = 11
CTMUI4	IOUT4	1000x Range <sup>(1)</sup>	_	550	_	μA	CTMUICON<9:8> = 00
CTMUFV1	CTMUFV1 VF Temperature Diode Forward Voltage <sup>(1,2)</sup>		—	0.598	_	V	TA = +25°C, CTMUICON<9:8> = 01
			—	0.658		V	TA = +25°C, CTMUICON<9:8> = 10
			—	0.721	—	V	TA = +25°C, CTMUICON<9:8> = 11
CTMUFV2	VFVR	Temperature Diode Rate of	—	-1.92	_	mV/ºC	CTMUICON<9:8> = 01
		Change <sup>(1,2)</sup>	_	-1.74	_	mV/ºC	CTMUICON<9:8> = 10
			_	-1.56		mV/ºC	CTMUICON<9:8> = 11

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

**2:** Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:

• VREF+ = AVDD = 3.3V

ADC module configured for conversion speed of 500 ksps

• All PMD bits are cleared (PMDx = 0)

• Executing a while(1) statement

• Device operating from the FRC with no PLL

# PIC32MX330/350/370/430/450/470

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	<b>ILLIMETER</b>	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

## 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		124	
Pitch	eT	0.50 BSC		
Pitch (Inner to outer terminal ring)	eR	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	-	0.05
Overall Width	E		9.00 BSC	
Exposed Pad Width	E2	6.40	6.55	6.70
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	6.40	6.55	6.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

# PIC32MX330/350/370/430/450/470

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Brand Architecture Product Groups Flash Memory Family Program Memory Siz Pin Count Software Targeting Tape and Reel Flag (i Speed Temperature Range Package Pattern	PIC32 MX 3XX F 064 H B T - XXX I / PT - XXX       Example:         PIC32MX30F064H-I/PT:       General purpose PIC32, 32-bit RISC MCU, 64 KB program memory, 64-pin, Industrial temperature, TQFP package.         r
Flash Memory Far	nily
Architecture	MX = 32-bit RISC MCU core
Product Groups	3XX = General purpose microcontroller family 4XX = General purpose with USB microcontroller family
Flash Memory Family	F = Flash program memory
Program Memory Size	064 = 6 4KB 128 = 128KB 256 = 256KB 512 = 512KB
Pin Count	H = 64-pin L = 100-pin
Software Targeting	B = Targeted for Bluetooth Audio Break-in devices
Speed	blank = up to 100 MHz 120   = up to 120 MHz
Temperature Range	blank = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial) V = -40°C to +105°C (V-Temp)
Package	MR = 64-Lead (9x9x0.9 mm) QFN with 5.40x5.40 Exposed Pad (Plastic Quad Flat) RG = 64-Lead (9x9x0.9 mm) QFN with 4.7x4.7 Exposed Pad (Plastic Quad Flat) PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack) PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PF = 100-Lead (14x14x1 mm) TQFP (Thin Quad Flatpack) TL = 124-Lead (9x9x0.9 mm) VTLA (Very Thin Leadless Array)
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample