

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
	Obselvts
Product Status	Obsolete
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
lumber of I/O	49
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EPROM Size	-
RAM Size	16K x 8
oltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
perating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-VQFN (9x9)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx430f064h-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
CTED4	22	33	B19	I	ST	CTMU External Edge Input 4
CTED5	29	43	B24	I	ST	CTMU External Edge Input 5
CTED6	30	44	A29	I	ST	CTMU External Edge Input 6
CTED7	_	9	B5	I	ST	CTMU External Edge Input 7
CTED8	_	92	A62	I	ST	CTMU External Edge Input 8
CTED9	_	60	A40	I	ST	CTMU External Edge Input 9
CTED10	21	32	A23	I	ST	CTMU External Edge Input 10
CTED11	23	34	A24	I	ST	CTMU External Edge Input 11
CTED12	15	24	A15	I	ST	CTMU External Edge Input 12
CTED13	14	23	B13	I	ST	CTMU External Edge Input 13
MCLR	7	13	В7	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	19	30	A22	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	20	31	B18	Р	Р	Ground reference for analog modules
VDD	10, 26, 38, 57	2, 16, 37, 46, 62, 86	B1, A10, A14, B21, A30, A41, A48, A59, B53	Р	_	Positive supply for peripheral logic and I/O pins
VCAP	56	85	B48	Р		Capacitor for Internal Voltage Regulator
Vss	9, 25, 41	15, 36, 45, 65, 75	A3, B8, B12, A25, B25, A43, B41, A63	Р	_	Ground reference for logic and I/O pins
VREF+	16	29	B17	I	Analog	Analog Voltage Reference (High) Input
VREF-	15	28	A21	ı	Analog	Analog Voltage Reference (Low) Input

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Analog = Analog input
O = Output


P = Power I = Input

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

# FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



Note 1: If the USB module is not used, this pin must be connected to VDD.

2: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than 3Ω and the inductor capacity greater than 10 mA.

Where:

$$f=\frac{FCNV}{2} \qquad \text{(i.e., ADC conversion rate/2)}$$
 
$$f=\frac{1}{(2\pi\sqrt{LC})}$$
 
$$L=\left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$$

 Aluminum or electrolytic capacitors should not be used. ESR ≤ 3Ω from -40°C to 125°C @ SYSCLK frequency (i.e., MIPS).

### 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F. This capacitor should be located as close to the device as possible.

# 2.3 Capacitor on Internal Voltage Regulator (VCAP)

### 2.3.1 INTERNAL REGULATOR MODE

A low-ESR (3 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0** "Electrical **Characteristics**" for additional information on CEFC specifications.

### 2.4 Master Clear (MCLR) Pin

The  $\overline{\text{MCLR}}$  pin provides two specific device functions:


- · Device Reset
- · Device programming and debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.


For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

# FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1:  $\frac{470\Omega \leq R1 \leq 1 k\Omega \text{ will limit any current flowing into}}{\text{MCLR}} \text{ from the external capacitor C, in the event of}} \\ \frac{\text{MCLR}}{\text{MCLR}} \text{ pin breakdown, due to Electrostatic Discharge}} \\ \frac{\text{(ESD) or Electrical Overstress (EOS). Ensure that the}}{\text{MCLR}} \text{ pin VIH and VIL specifications are met without interfering with the Debug/Programmer tools.}}$ 
  - The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.
  - No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.



### REGISTER 4-7: BMXPFMSZ: PROGRAM FLASH (PFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R	R	R	R	R	R	R	R				
31:24	BMXPFMSZ<31:24>											
22:46	R	R	R	R	R	R	R	R				
23:16	BMXPFMSZ<23:16>											
45.0	R	R	R	R	R	R	R	R				
15:8		BMXPFMSZ<15:8>										
7.0	R	R	R	R	R	R	R	R				
7:0				BMXPF	MSZ<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 BMXPFMSZ<31:0>: Program Flash Memory (PFM) Size bits

Static value that indicates the size of the PFM in bytes:

0x00010000 = Device has 64 KB Flash

0x00020000 = Device has 128 KB Flash 0x00040000 = Device has 256 KB Flash

0x00080000 = Device has 512 KB Flash

### REGISTER 4-8: BMXBOOTSZ: BOOT FLASH (IFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.04	R	R	R	R	R	R	R	R				
31:24	BMXBOOTSZ<31:24>											
00.40	R	R	R	R	R	R	R	R				
23:16	BMXBOOTSZ<23:16>											
45.0	R	R	R	R	R	R	R	R				
15:8		BMXBOOTSZ<15:8>										
7.0	R	R	R	R	R	R	R	R				
7:0		BMXBOOTSZ<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 **BMXBOOTSZ<31:0>:** Boot Flash Memory (BFM) Size bits

Static value that indicates the size of the Boot PFM in bytes:

0x00003000 = Device has 12 KB Boot Flash

### REGISTER 7-2: INTSTAT: INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	-	_	-	_	_	-	_	_				
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_	_	_	_	_	_	_				
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
15:8	_	_	_	_	_	SRIPL<2:0> <sup>(1)</sup>						
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	_	_		VEC<5:0> <sup>(1)</sup>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-8 SRIPL<2:0>: Requested Priority Level bits<sup>(1)</sup>

111-000 = The priority level of the latest interrupt presented to the CPU

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **VEC<5:0>:** Interrupt Vector bits<sup>(1)</sup>

11111-00000 = The interrupt vector that is presented to the CPU

Note 1: This value should only be used when the interrupt controller is configured for Single Vector mode.

#### REGISTER 7-3: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	IPTMR<31:24>											
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	IPTMR<23:16>											
45.0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0											
15:8		IPTMR<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				IPTM	R<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 **IPTMR<31:0>:** Interrupt Proximity Timer Reload bits

Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

#### REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	_	_	_		IP3<2:0>	IS3<1:0>		
22:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	_	IP2<2:0>			IS2<	:1:0>
15.0	U-0	U-0	U-0	R/W-0	R/W-0 R/W-0 R/W-0		R/W-0	R/W-0
15:8	_	_	_		IP1<2:0>		IS1<	:1:0>
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_		IP0<2:0>		IS0<	1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-26 IP3<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 25-24 IS3<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 23-21 Unimplemented: Read as '0'

bit 20-18 IP2<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

.

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 17-16 IS2<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 15-13 Unimplemented: Read as '0'

bit 12-10 IP1<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

,

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

**Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

### REGISTER 9-12: CHEPFABT: PREFETCH CACHE ABORT STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24	CHEPFABT<31:24>										
22.46	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16	CHEPFABT<23:16>										
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	CHEPFABT<15:8>										
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
7:0				CHEPFAE	3T<7:0>						

### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON <sup>(1)</sup>	_	_	SUSPEND	DMABUSY <sup>(1)</sup>	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: DMA On bit<sup>(1)</sup>

1 = DMA module is enabled0 = DMA module is disabled

bit 14-13 **Unimplemented:** Read as '0' bit 12 **SUSPEND:** DMA Suspend bit

1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus

0 = DMA operates normally

bit 11 **DMABUSY:** DMA Module Busy bit<sup>(1)</sup>

1 = DMA module is active

0 = DMA module is disabled and not actively transferring data

bit 10-0 Unimplemented: Read as '0'

**Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### REGISTER 10-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24		_	_	_	_	_	_	_			
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_	_			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	CHCSIZ<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	CHCSIZ<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

1111111111111111 = 65,535 bytes transferred on an event

:

:

0000000000000000 = 2 bytes transferred on an event

0000000000000001= 1 byte transferred on an event

000000000000000 = 65,536 bytes transferred on an event

### REGISTER 10-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	-	_	_	_	-	_	-	_				
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_	_	_	_	_	_	_				
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8	CHCPTR<15:8>											
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0		CHCPTR<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCPTR<7:0>: Channel Cell Progress Pointer bits

111111111111111 = 65,535 bytes have been transferred since the last event

•

000000000000000 = 1 byte has been transferred since the last event 000000000000000 = 0 bytes have been transferred since the last event

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

IAB	LE 11-1:	USE	REGISTER MAP	(CONTINUED

ess											Bit	ts							
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5280	U1FRML <sup>(3)</sup>	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3200	OTFRIVIL'	15:0	_	_	_	_	_	_	_	_				FRML<	7:0>				0000
5290	U1FRMH <sup>(3)</sup>	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3290	OTI KWITY 7	15:0	-	_	_	_	_	_	_	_	_	_	_	_	_		FRMH<2:0>	•	0000
52A0	U1TOK	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
32A0	OTTOR	15:0		_	_	_	_	_	_	_		PID	<3:0>			EP	<3:0>	•	0000
52B0	U1SOF	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
52B0	U150F	15:0	_	_	_	_	_	_	_	_				CNT<7	7:0>				0000
52C0	U1BDTP2	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
5200	UIBDIP2	15:0	_	_	_	_	_	_	_	_				BDTPTRH-	<23:16>				0000
E2D0	U1BDTP3	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
52D0	UIBDIPS	15:0	_	_	_	_	_	_	_	_	BDTPTRU<31:24>							0000	
F2F0	U1CNFG1	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
52E0	UTCNFGT	15:0	_	_	_	_	_	_	_	_	UTEYE	UOEMON		USBSIDL	_	_	_	UASUSPND	0000
5300	U1EP0	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
5300	UTEPU	15:0	_	_	_	_	_	_	_	_	LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5310	U1EP1	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
5310	UTEPT	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5320	U1EP2	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
5320	UTEPZ	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5330	U1EP3	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
5330	UIEPS	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5340	U1EP4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3340	UIEF4	15:0	1	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
F2F0	LIAEDE	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
5350	U1EP5	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
F260	U1EP6	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
5360	UIEPO	15:0	I	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5370	U1EP7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5370	UIEPI	15:0	I	_	_	_	_	_	_	_				EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5380	U1EP8	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
3360	UIEPO	15:0	I	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

<sup>2:</sup> This register does not have associated SET and INV registers.

<sup>3:</sup> This register does not have associated CLR, SET and INV registers.

<sup>4:</sup> Reset value for this bit is undefined.

TABLE 12-12: PORTF REGISTER MAP FOR PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY

ess										Bit	s								
Virtual Address (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_	-	_	_	_	_		_	_		_	_	_	_	_		0000
0310	11(101	15:0	_		TRISF13	TRISF12	_	_		TRISF8			TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	xxxx
6520	PORTF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	1 01(11	15:0	_	_	RF13	RF12	_	_	_	RF8	_	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	LATF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	D, (11	15:0	_	_	LATF13	LATF12	_	_	_	LATF8	_		LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	ODCF	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
0040	ODCF	15:0	_	_	ODCF13	ODCF12	_	_	_	ODCF8	_	_	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	xxxx
6550	CNPUF	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
0000	0141 01	15:0	_	_	CNPUF13	CNPUF12	_	_	_	CNPUF8	_	_	CNPUF5	CNPUF4	CNPDF3	CNPUF2	CNPUF1	CNPUF0	xxxx
6560	CNPDF	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
0000	OI II DI	15:0	_	_	CNPDF13	CNPDF12	_	_	_	CNPDF8	_		CNPDF5	CNPFF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	xxxx
6570	CNCONF	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
00.0	0.100111	15:0	ON	-	SIDL	_	_	_	-	_	_		_	_	_	_	_	-	0000
6580	CNENF	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
5550		15:0	_	_	CNIEF13	CNIEF12	_	_		CNIEF8	_		CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6590	CNSTATF	15:0	_	-	CN STATF13	CN STATF12	_	_	-	CN STATF8	_	-	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	xxxx

**.egend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

#### REGISTER 18-2: SPIxCON2: SPI CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6	SPISGNEXT	_	_	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7:0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	AUDEN <sup>(1)</sup>	_	_	_	AUDMONO <sup>(1,2)</sup>	_	AUDMOD	<1:0> <sup>(1,2)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit

1 = Data from RX FIFO is sign extended

0 = Data from RX FIFO is not sign extened

bit 14-13 Unimplemented: Read as '0'

bit 12 **FRMERREN:** Enable Interrupt Events via FRMERR bit

1 = Frame Error overflow generates error events

0 = Frame Error does not generate error events

bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit

1 = Receive overflow generates error events

0 = Receive overflow does not generate error events

bit 10 **SPITUREN:** Enable Interrupt Events via SPITUR bit

1 = Transmit Underrun Generates Error Events

0 = Transmit Underrun Does Not Generates Error Events

bit 9 IGNROV: Ignore Receive Overflow bit (for Audio Data Transmissions)

1 = A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data

0 = A ROV is a critical error which stop SPI operation

bit 8 **IGNTUR:** Ignore Transmit Underrun bit (for Audio Data Transmissions)

1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty

0 = A TUR is a critical error which stop SPI operation

bit 7 AUDEN: Enable Audio CODEC Support bit (1)

1 = Audio protocol is enabled

0 = Audio protocol is disabled

bit 6-5 **Unimplemented:** Read as '0'

bit 3 **AUDMONO:** Transmit Audio Data Format bit<sup>(1,2)</sup>

1 = Audio data is mono (Each data word is transmitted on both left and right channels)

0 = Audio data is stereo

bit 2 **Unimplemented:** Read as '0'

bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit(1,2)

11 = PCM/DSP mode

10 = Right Justified mode

01 = Left Justified mode

 $00 = I^2S \text{ mode}$ 

**Note 1:** This bit can only be written when the ON bit = 0.

2: This bit is only valid for AUDEN = 1.

### REGISTER 23-1: AD1CON1: ADC CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0						
31:24	_	_	_	_	_	_	_	_
22:46	U-0	U-0						
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	ON <sup>(1)</sup>	_	SIDL	_	_	F	ORM<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
7:0		SSRC<2:0>		CLRASAM	_	ASAM	SAMP <sup>(2)</sup>	DONE <sup>(3)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** ADC Operating Mode bit<sup>(1)</sup>

1 = ADC module is operating

0 = ADC module is not operating

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12-11 Unimplemented: Read as '0'

bit 10-8 FORM<2:0>: Data Output Format bits

011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)

010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)

000 = Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)

101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss sssd dddd dddd)

100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

111 = Internal counter ends sampling and starts conversion (auto convert)

110 = Reserved

101 = Reserved

100 = Reserved

011 = CTMU ends sampling and starts conversion

010 = Timer 3 period match ends sampling and starts conversion

001 = Active transition on INTO pin ends sampling and starts conversion

000 = Clearing SAMP bit ends sampling and starts conversion

- Note 1: When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ 0, this bit is automatically cleared by hardware to end sampling and start conversion.
  - 3: This bit is automatically set by hardware when ADC is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

### 24.1 Control Registers

### TABLE 24-1: COMPARATOR REGISTER MAP

ess	ŗ		Bits														S		
Virtual Address (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	CM1CON	31:16	_										_	_		_	_		0000
A000	CIVITCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	E1C3
A010	CM2CON	31:16	_		_	-	1	-	_	-	-	_	_	1	-	_	_	_	0000
AUTU	CIVIZCON	15:0	ON	COE	CPOL	-	1	-	_	COUT	EVPO	L<1:0>	_	CREF	-	_	CCH	<1:0>	E1C3
A060	CMSTAT	31:16	_	_					I		_		_	_		_		1	0000
A000	CIVISTAL	15:0	_	_	SIDL				I		_		_	_		_	C2OUT	C10UT	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

#### REGISTER 24-1: CMxCON: COMPARATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_		-	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_		-	_	_
15:8	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
13.6	ON <sup>(1)</sup>	COE	CPOL <sup>(2)</sup>	_	_	_	_	COUT
7:0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7:0	EVPOL	_<1:0>		CREF	_	_	CCH	<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Comparator ON bit<sup>(1)</sup>

1 = Module is enabled. Setting this bit does not affect the other bits in this register

0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register

bit 14 **COE:** Comparator Output Enable bit

1 = Comparator output is driven on the output CxOUT pin

0 = Comparator output is not driven on the output CxOUT pin

bit 13 **CPOL:** Comparator Output Inversion bit<sup>(2)</sup>

1 = Output is inverted

0 = Output is not inverted

bit 12-9 Unimplemented: Read as '0'

bit 8 **COUT:** Comparator Output bit

1 = Output of the Comparator is a '1'

0 = Output of the Comparator is a '0'

bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits

11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output

10 = Comparator interrupt is generated on a high-to-low transition of the comparator output

01 = Comparator interrupt is generated on a low-to-high transition of the comparator output

00 = Comparator interrupt generation is disabled

bit 5 Unimplemented: Read as '0'

1 = Comparator non-inverting input is connected to the internal CVREF

0 = Comparator non-inverting input is connected to the CxINA pin

bit 3-2 **Unimplemented:** Read as '0'

bit 1-0 **CCH<1:0>:** Comparator Negative Input Select bits for Comparator

11 = Comparator inverting input is connected to the IVREF

10 = Comparator inverting input is connected to the CxIND pin

01 = Comparator inverting input is connected to the CxINC pin

00 = Comparator inverting input is connected to the CxINB pin

**Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.


**TABLE 31-41: OTG ELECTRICAL SPECIFICATIONS** 

AC CHA	RACTERI	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions		
USB313	VUSB3V3	USB Voltage	3.0	_	3.6	V	Voltage on Vusb3v3 must be in this range for proper USB operation		
USB315	VILUSB	Input Low Voltage for USB Buffer	_	_	0.8	V	_		
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V	_		
USB318	VDIFS	Differential Input Sensitivity	_	_	0.2	V	The difference between D+ and D- must exceed this value while VCM is met		
USB319	VCM	Differential Common Mode Range	0.8	_	2.5	V	_		
USB320	Zout	Driver Output Impedance	28.0	_	44.0	Ω	_		
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	1.425 kΩ load connected to Vusb3V3		
USB322	Vон	Voltage Output High	2.8	_	3.6	V	14.25 kΩ load connected to ground		

Note 1: These parameters are characterized, but not tested in manufacturing.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E		0.50 BSC		
Contact Pad Spacing	C1		11.40		
Contact Pad Spacing	C2		11.40		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			1.50	
Distance Between Pads	G	0.20			

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

### 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-193A Sheet 1 of 2

### 124-Terminal Very Thin Leadless Array Package (TL) - 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units					
Dimension	MIN	NOM	MAX			
Number of Pins	N		124			
Pitch	eТ		0.50 BSC			
Pitch (Inner to outer terminal ring)	eR		0.50 BSC			
Overall Height	Α	0.80	0.85	0.90		
Standoff	A1	0.00	-	0.05		
Overall Width	Е		9.00 BSC			
Exposed Pad Width	E2	6.40	6.55	6.70		
Overall Length	D		9.00 BSC			
Exposed Pad Length	D2	6.40	6.55	6.70		
Contact Width	b	0.20	0.25	0.30		
Contact Length	L	0.20	0.25	0.30		
Contact-to-Exposed Pad	K	0.20	-	-		

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

NVMDATA (Flash Program Data)57	7
NVMKEY (Programming Unlock)56	ò
NVMSRCADDR (Source Data Address)57	7
OCxCON (Output Compare x Control)187	
OSCCON (Oscillator Control)	
PFABT (Prefetch Cache Abort Statistics)	
PMADDR (Parallel Port Address)219	
PMAEN (Parallel Port Pin Enable)219	
PMCON (Parallel Port Control)	
PMMODE (Parallel Port Mode)217	
PMSTAT (Parallel Port Status (Slave Modes Only) 221	
REFOCON (Reference Oscillator Control)80	
REFOTRIM (Reference Oscillator Trim)82	
RPnR (Peripheral Pin Select Output)165	5
RSWRST (Software Reset)62	
RTCCON (RTC Control)225	5
RTCDATE (RTC Date Value)230	)
RTCTIME (RTC Time Value)229	)
SPIxCON (SPI Control)191	
SPIxCON2 (SPI Control 2)194	
SPIxSTAT (SPI Status)	
T1CON (Type A Timer Control)	
TxCON (Type B Timer Control)	
U1ADDR (USB Address)131	
U1BDTP1 (USB BDT Page 1)	
U1BDTP2 (USB BDT Page 2)	
U1BDTP3 (USB BDT Page 3)	
U1CNFG1 (USB Configuration 1)	
U1CON (USB Control)129	
U1EIE (USB Error Interrupt Enable)127	
U1EIR (USB Error Interrupt Status)125	5
U1EP0-U1EP15 (USB Endpoint Control) 136	3
U1FRMH (USB Frame Number High)132	2
U1FRML (USB Frame Number Low)131	ı
U1IE (USB Interrupt Enable)124	
U1IR (USB Interrupt)123	
U1OTGCON (USB OTG Control)121	
U10TGIE (USB OTG Interrupt Enable)119	
U10TGIR (USB OTG Interrupt Status)118	`
U1OTGSTAT (USB OTG Status)120	
U1PWRC (USB Power Control)122	
U1SOF (USB SOF Threshold)133	
U1STAT (USB Status)	
U1TOK (USB Token)	
WDTCON (Watchdog Timer Control)	
Resets	
Revision History351	
RTCALRM (RTC ALARM Control)227	7
S	
_	
Serial Peripheral Interface (SPI)189	)
Software Simulator (MPLAB SIM)277	7
0 : 1 = 1	

•	
Timer1 Module	. 167
Timer2/3, Timer4/5 Modules	. 171
Timing Diagrams	
10-Bit Analog-to-Digital Conversion	
(ASAM = 0, SSRC<2:0> = 000)	. 320
10-Bit Analog-to-Digital Conversion (ASAM = 1,	
SSRC<2:0> = 111, SAMC<4:0> = 00001)	321
EJTAG	
External Clock	295
I/O Characteristics	
I2Cx Bus Data (Master Mode)	310
I2Cx Bus Data (Master Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
OCx/PWM(OO.)	
Output Compare (OCx)	
Parallel Master Port Read	
Parallel Master Port Write	
Parallel Slave Port	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	. 306
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3, 4, 5 External Clock	. 301
UART Reception	
UART Transmission (8-bit or 9-bit Data)	. 212
Timing Requirements	
CLKO and I/O	. 298
Timing Specifications	
I2Cx Bus Data Requirements (Master Mode)	. 311
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture Requirements	
Output Compare Requirements	
Simple OCx/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
SPIx Slave Mode Requirements (CKE = 0)	
of ix olave wode requirements (ORE - 0)	. 500
U	
JART	205
JSB On-The-Go (OTG)	
,	
V	
VCAP pin	
Voltage Regulator (On-Chip)	. 272
W	
<del></del>	
WWW Address	. 359