

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	81
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx430f064lt-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Numb	er			
100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
PPS	PPS	Ι	ST	
PPS	PPS	Ι	ST	
PPS	PPS	Ι	ST	Capture Input 1-5
PPS	PPS	Ι	ST	
PPS	PPS	Ι	ST	
PPS	PPS	0	ST	Output Compare Output 1
PPS	PPS	0	ST	Output Compare Output 2
PPS	PPS	0	ST	Output Compare Output 3
PPS	PPS	0	ST	Output Compare Output 4
PPS	PPS	0	ST	Output Compare Output 5
PPS	PPS	Ι	ST	Output Compare Fault A Input
44	A29	Ι	ST	Output Compare Fault B Input
55 ⁽¹⁾ , 72 ⁽²⁾	B30 ⁽¹⁾ , B39 ⁽²⁾	Ι	ST	External Interrupt 0
PPS	PPS	Ι	ST	External Interrupt 1
PPS	PPS	Ι	ST	External Interrupt 2
PPS	PPS	Ι	ST	External Interrupt 3
PPS	PPS	Ι	ST	External Interrupt 4
17	B9	I/O	ST	
38	A26	I/O	ST	
58	A39	I/O	ST	
59	B32	I/O	ST	
60	A40	I/O	ST	
61	B33	I/O	ST	PORTA is a bidirectional I/O port
91	B51	I/O	ST	
92	A62	I/O	ST]
28	A21	I/O	ST]
29	B17	I/O	ST]
66	B36	I/O	ST]
67	A44	I/O	ST]
	66 67 OS compat	66 B36 67 A44 OS compatible input or ou	66 B36 I/O	66B36I/OST67A44I/OSTOS compatible input or outputAn

TABLE 1-1. PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

O = Output

I = Input

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

TABLE 1-1:	PINOUT I/O DESCRIPTIONS	(CONTINUED)
------------	-------------------------	-------------

		Pin Numb	er					
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description		
U1CTS	PPS	PPS	PPS	I	ST	UART1 Clear to Send		
U1RTS	PPS	PPS	PPS	0	_	UART1 Ready to Send		
U1RX	PPS	PPS	PPS	I	ST	UART1 Receive		
U1TX	PPS	PPS	PPS	0	_	UART1 Transmit		
U2CTS	PPS	PPS	PPS	I	ST	UART2 Clear to Send		
U2RTS	PPS	PPS	PPS	0	_	UART2 Ready to Send		
U2RX	PPS	PPS	PPS	I	ST	UART2 Receive		
U2TX	PPS	PPS	PPS	0	_	UART2 Transmit		
U3CTS	PPS	PPS	PPS		ST	UART3 Clear to Send		
U3RTS	PPS	PPS	PPS	0		UART3 Ready to Send		
U3RX	PPS	PPS	PPS		ST	UART3 Receive		
U3TX	PPS	PPS	PPS	0	_	UART3 Transmit		
U4CTS	PPS	PPS	PPS	I	ST	UART4 Clear to Send		
U4RTS	PPS	PPS	PPS	0	_	UART4 Ready to Send		
U4RX	PPS	PPS	PPS	I	ST	UART4 Receive		
U4TX	PPS	PPS	PPS	0	_	UART4 Transmit		
U5CTS ⁽³⁾	_	PPS	PPS		ST	UART5 Clear to Send		
U5RTS ⁽³⁾	_	PPS	PPS	0		UART5 Ready to Send		
U5RX ⁽³⁾	_	PPS	PPS	I	ST	UART5 Receive		
U5TX ⁽³⁾	_	PPS	PPS	0	_	UART5 Transmit		
SCK1	35 ⁽¹⁾ , 50 ⁽²⁾	55 ⁽¹⁾ , 70 ⁽²⁾	B30 ⁽¹⁾ , B38 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for SPI1		
SDI1	PPS	PPS	PPS	0		SPI1 Data In		
SDO1	PPS	PPS	PPS	I/O	ST	SPI1 Data Out		
SS1	PPS	PPS	PPS	I/O	—	SPI1 Slave Synchronization for Frame Pulse I/O		
SCK2	4	10	A7	I/O	ST	Synchronous Serial Clock Input/Output for SPI2		
SDI2	PPS	PPS	PPS	0		SPI2 Data In		
SDO2	PPS	PPS	PPS	I/O	ST	SPI2 Data Out		
SS2	PPS	PPS	PPS	I/O	—	SPI2 Slave Synchronization for Frame Pulse I/O		
SCL1			B31 ⁽¹⁾ , B36 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for I2C1		
SDA1	36 ⁽¹⁾ , 43 ⁽²⁾	56 ⁽¹⁾ , 67 ⁽²⁾	A38 ⁽¹⁾ , A44 ⁽²⁾	I/O	ST	Synchronous Serial Data Input/Output for I2C1		
SCL2	32	58	A39	I/O	ST	Synchronous Serial Clock Input/Output for I2C2		
SDA2	31	59	B32	I/O	ST	Synchronous Serial Data Input/Output for I2C2		
TMS	23	17	B9		ST	JTAG Test Mode Select Pin		
ТСК	27	38	A26	I	ST	JTAG Test Clock Input Pin		
TDI	28	60	A40	I	_	JTAG Test Clock Input Pin		
TDO	24	61	B33	0	—	JTAG Test Clock Output Pin		
RTCC	42	68	B37	0	—	Real-Time Clock Alarm Output		

ST = Schmitt Trigger input with CMOS levels

O = Output


I = Input

TTL = TTL input buffer

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.



6.1 Reset Control Registers

TABLE 6-1: SYSTEM CONTROL REGISTER MAP

ess		6	Bits											ts					
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
F600	RCON	31:16	_	—	HVDR	_	—	—	_	_	—	_	_	—	—	_	_	—	0000
FOUU	RCON	15:0	Ι	—		_	_	_	CMR	VREGS	EXTR	SWR	—	WDTO	SLEEP	IDLE	BOR	POR	xxxx ⁽²⁾
E610	RSWRST	31:16	Ι	—		_	_	_	—	_	—		—	—	—	_	_	—	0000
FUIU	ROWROI	15:0	_	_	_	-	_	_	_	-	_	_	-	_	_	-	_	SWRST	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24		_		—	_	—		_			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
23:16	_	_	—	—	_		_	SS0			
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
15:8	—	—	—	MVEC	—		TPC<2:0>				
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				INT4EP	INT3EP	INT2EP	INT1EP	INT0EP			

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-17 Unimplemented: Read as '0'

- bit 16 SS0: Single Vector Shadow Register Set bit
 - 1 = Single vector is presented with a shadow register set
 - 0 = Single vector is not presented with a shadow register set

bit 15-13 Unimplemented: Read as '0'

- bit 12 MVEC: Multi Vector Configuration bit
 - 1 = Interrupt controller configured for multi vectored mode
 - 0 = Interrupt controller configured for single vectored mode

bit 11 Unimplemented: Read as '0'

- bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
 - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
 - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
 - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
 - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer 000 = Disables Interrupt Proximity timer
- bit 7-5 **Unimplemented:** Read as '0'
- bit 4 **INT4EP:** External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge




FIGURE 11-1: PIC32MX430/450/470 USB INTERFACE DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	-	_				-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	-	_				—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		_	-	_				—
7:0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)
 - 1 = Direct connection to a low-speed device is enabled
 - 0 = Direct connection to a low-speed device is disabled; hub required with PRE_PID
- bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)
 - 1 = Retry NAKed transactions is disabled
 - 0 = Retry NAKed transactions is enabled; retry done in hardware

bit 5 Unimplemented: Read as '0'

bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint n from Control transfers; only TX and RX transfers allowed

0 = Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed Otherwise, this bit is ignored.

- bit 3 **EPRXEN:** Endpoint Receive Enable bit
 - 1 = Endpoint n receive is enabled
 - 0 = Endpoint n receive is disabled
- bit 2 EPTXEN: Endpoint Transmit Enable bit
 - 1 = Endpoint n transmit is enabled
 - 0 = Endpoint n transmit is disabled
- bit 1 EPSTALL: Endpoint Stall Status bit
 - 1 = Endpoint n was stalled
 - 0 = Endpoint n was not stalled
- bit 0 EPHSHK: Endpoint Handshake Enable bit
 - 1 = Endpoint Handshake is enabled
 - 0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

17.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are key features of this module:

- Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base




FIGURE 17-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	-	-	_	_	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16			_	_	_	_	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	SIDL	_	_	_	—	—
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		-	OC32	OCFLT ⁽²⁾	OCTSEL		OCM<2:0>	

REGISTER 17-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'


- bit 15 **ON:** Output Compare Peripheral On bit⁽¹⁾
 - 1 = Output Compare peripheral is enabled
 - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue operation when CPU enters Idle mode
 - 0 = Continue operation in Idle mode
- bit 12-6 Unimplemented: Read as '0'
- bit 5 OC32: 32-bit Compare Mode bit
 - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisions to the 32-bit timer source 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 OCFLT: PWM Fault Condition Status bit⁽²⁾
 - 1 = PWM Fault condition has occurred (cleared in HW only)
 - 0 = No PWM Fault condition has occurred
- bit 3 OCTSEL: Output Compare Timer Select bit
 - 1 = Timer3 is the clock source for this Output Compare module
 - 0 = Timer2 is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx; Fault pin is enabled
 - 110 = PWM mode on OCx; Fault pin is disabled
 - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high; compare event forces OCx pin low
 - 001 = Initialize OCx pin low; compare event forces OCx pin high
 - 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **2:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS60001106), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The PIC32 SPI module is compatible with Motorola[®] SPI and SIOP interfaces. Some of the key features of the SPI module are:

- · Master and Slave modes support
- · Four different clock formats
- Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- Operation during CPU Sleep and Idle mode
- Audio Codec Support:
 - I²S protocol
 - Left-justified
 - Right-justified
 - PCM



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	U-0	R/W-0									
31:24	_	—	_	_	_	_	_	ADM_EN			
23:16	R/W-0	R/W-0									
23:10	ADDR<7:0>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-1			
15:8	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	25/17/9/1 U-0 — R/W-0	TRMT			
7.0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0	R-0			
7:0	URXISE	:L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

- bit 24 ADM_EN: Automatic Address Detect Mode Enable bit
 - 1 = Automatic Address Detect mode is enabled
 - 0 = Automatic Address Detect mode is disabled
- bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM_EN bit is '1', this value defines the address character to use for automatic address detection.

bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits

- 11 = Reserved, do not use
- 10 = Interrupt is generated and asserted while the transmit buffer is empty
- 01 = Interrupt is generated and asserted when all characters have been transmitted
- 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

bit 13 UTXINV: Transmit Polarity Inversion bit

If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):

- 1 = UxTX Idle state is '0'
- 0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'

bit 12 URXEN: Receiver Enable bit

- 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
- 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module. UxRX pin is controlled by the port.

bit 11 UTXBRK: Transmit Break bit

- 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
- 0 = Break transmission is disabled or completed
- bit 10 UTXEN: Transmit Enable bit
 - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset. UxTX pin is controlled by the port.

bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)

- 1 = Transmit buffer is full
- 0 = Transmit buffer is not full, at least one more character can be written

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31:24		HR10	<3:0>			HR01	<3:0>				
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16 MIN10<3:0>					MIN01<3:0>						
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8		SEC10	<3:0>		SEC01<3:0>						
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
7:0	_	_	_		_	_		—			
Legend:											
R = Readable bit W = Writable bit				e bit	U = Unimplemented bit, read as '0'						
-n = Value	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr				known						

REGISTER 22-5: ALRMTIME: ALARM TIME VALUE REGISTER

bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10s place digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1s place digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10s place digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1s place digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary Coded Decimal value of seconds bits, 10s place digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1s place digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as '0'

25.1 Control Register

TABLE 25-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

ess		e	Bits												ú				
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	CVRCON	31:16	_	_	_	_	—	-	—	—	-	-	_	—	—	—	—	_	0000
9000	CVRCON	15:0	ON	_	_	_	—	—	—	—	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

26.1 Control Register

TABLE 26-1: CTMU REGISTER MAP

ess		0		Bits											ŝ				
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
1 200	CTMUCON	31:16	EDG1MOD	EDG1POL		EDG1S	EL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG2S	SEL<3:0>		—	_	0000
A200	CTWOCON	15:0	ON	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	TRIG ITRIM<5:0> IRNG<1:0					<1:0>	0000		

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

27.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid. To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 27-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TABLE 27-1:	PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
СТМИ	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
I2C1	I2C1MD	PMD5<16>
2C2	I2C2MD	PMD5<17>
USB ⁽²⁾	USBMD	PMD5<24>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX330/350/ 370/430/450/470 Controller Family Features" for the lists of available peripherals.

2: Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

TABLE 31-14: COMPARATOR SPECIFICATIONS

DC CHA		STICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$							
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments			
D300	VIOFF	Input Offset Voltage		±7.5	±25	mV	AVDD = VDD, AVSS = VSS			
D301	VICM	Input Common Mode Voltage	0	—	Vdd	V	AVdd = Vdd, AVss = Vss (Note 2)			
D302	CMRR	Common Mode Rejection Ratio	55	—	_	dB	Max VICM = (VDD - 1)V (Note 2)			
D303	Tresp	Response Time	—	150	400	ns	AVDD = VDD, AVss = Vss (Notes 1,2)			
D304	ON2ov	Comparator Enabled to Output Valid	-		10	μS	Comparator module is configured before setting the comparator ON bit (Note 2)			
D305	IVREF	Internal Voltage Reference	1.14	1.2	1.26	V	—			

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

2: These parameters are characterized but not tested.

3: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.




FIGURE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 31-32: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$								
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions				
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2			ns	—				
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	—	_	ns	—				
SP72	TscF	SCKx Input Fall Time	—	5	10	ns	—				
SP73	TscR	SCKx Input Rise Time	—	5	10	ns	—				
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	—	—	_	ns	See parameter DO32				
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	—	—	_	ns	See parameter DO31				
SP35	TscH2doV,	SDOx Data Output Valid after	_	—	20	ns	VDD > 2.7V				
	TscL2DoV	SCKx Edge		—	30	ns	VDD < 2.7V				
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	—		ns	—				
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10	—		ns	—				

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.

AC CHA	RACTERIS	STICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$							
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions				
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	—				
		Hold Time	400 kHz mode	600	_	ns					
			1 MHz mode (Note 1)	250		ns					
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns	—				
		Clock	400 kHz mode	0	1000	ns					
			1 MHz mode (Note 1)	0	350	ns					
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bus				
			400 kHz mode	1.3		μs	must be free before a new				
			1 MHz mode (Note 1)	0.5	-	μS	transmission can start				
IS50	Св	Bus Capacitive Lo	ading		400	pF	_				

TABLE 31-34: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 31-35: ADC MODULE SPECIFICATIONS

AC CHA		STICS ⁽⁵⁾	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions				
Device	Supply										
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V	_				
AD02	AVss	Module Vss Supply	Vss	—	Vss + 0.3	V	_				
Referen	ce Inputs										
AD05	Vrefh	Reference Voltage High	AVss + 2.0	—	AVdd	V	(Note 1)				
AD05a			2.5	_	3.6	V	VREFH = AVDD (Note 3)				
AD06	Vrefl	Reference Voltage Low	AVss	—	VREFH – 2.0	V	(Note 1)				
AD07	Vref	Absolute Reference Voltage (VREFH – VREFL)	2.0	-	AVdd	V	(Note 3)				
AD08	IREF	Current Drain	_	250 —	400 3	μΑ μΑ	ADC operating ADC off				
Analog	Input										
AD12	VINH-VINL	Full-Scale Input Span	VREFL	—	VREFH	V	—				
AD13	VINL	Absolute VINL Input Voltage	AVss – 0.3	—	AVDD/2	V	—				
AD14	Vin	Absolute Input Voltage	AVss - 0.3	—	AVDD + 0.3	V	_				
AD15		Leakage Current	_	+/- 0.001	+/-0.610	μA	$V_{INL} = AV_{SS} = V_{REFL} = 0V,$ $AV_{DD} = V_{REFH} = 3.3V$ Source Impedance = 10 k Ω				
AD17	Rin	Recommended Impedance of Analog Voltage Source			5K	Ω	(Note 1)				
ADC Ac	curacy – N	leasurements with Exter	nal Vref+/Vr	EF-							
AD20c	Nr	Resolution	1	0 data bits		bits	—				
AD21c	INL	Integral Nonlinearity	> -1		< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.3V				
AD22c	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)				
AD23c	Gerr	Gain Error	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.3V				
AD24n	Eoff	Offset Error	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V				
AD25c		Monotonicity	_	—	_	_	Guaranteed				

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for VBORMIN values.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0959-5