

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Activo
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx450f128lt-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1

TABLE 4: PIN NAMES FOR 100-PIN DEVICES

100-PIN TQFP (TOP VIEW)^(1,2,3)

PIC32MX330F064L PIC32MX350F128L PIC32MX350F256L PIC32MX370F512L

100

Pin # Full Pin Name Pin # Full Pin Name **RG15** Vss 1 36 2 VDD 37 VDD AN22/RPE5/PMD5/RE5 TCK/CTED2/RA1 3 38 AN23/PMD6/RE6 **RPF13/RF13** 4 39 AN27/PMD7/RE7 RPF12/RF12 5 40 RPC1/RC1 6 41 AN12/PMA11/RB12 RPC2/RC2 AN13/PMA10/RB13 7 42 8 RPC3/RC3 43 AN14/RPB14/CTED5/PMA1/RB14 RPC4/CTED7/RC4 44 AN15/RPB15/OCFB/CTED6/PMA0/RB15 9 10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 45 Vss AN17/C1INC/RPG7/PMA4/RG7 11 46 Voo AN18/C2IND/RPG8/PMA3/RG8 47 RPD14/RD14 12 MCLR 48 RPD15/RD15 13 AN19/C2INC/RPG9/PMA2/RG9 49 RPF4/PMA9/RF4 14 RPF5/PMA8/RF5 15 Vss 50 VDD RPF3/RF3 16 51 TMS/CTED1/RA0 RPF2/RF2 17 52 RPE8/RE8 RPF8/RF8 18 53 RPE9/RE9 RPF7/RF7 54 19 AN5/C1INA/RPB5/RB5 RPF6/SCK1/INT0/RF6 20 55 AN4/C1INB/RB4 SDA1/RG3 21 56 22 PGED3/AN3/C2INA/RPB3/RB3 57 SCL1/RG2 PGEC3/AN2/C2INB/RPB2/CTED13/RB2 SCL2/RA2 58 23 24 PGEC1/AN1/RPB1/CTED12/RB1 59 SDA2/RA3 PGED1/AN0/RPB0/RB0 TDI/CTED9/RA4 25 60 PGEC2/AN6/RPB6/RB6 TDO/RA5 26 61 PGED2/AN7/RPB7/CTED3/RB7 62 VDD 27 VREF-/CVREF-/PMA7/RA9 63 OSC1/CLKI/RC12 28 VREF+/CVREF+/PMA6/RA10 OSC2/CLKO/RC15 29 64 30 AVDD 65 Vss 31 AVss 66 RPA14/RA14 AN8/RPB8/CTED10/RB8 32 67 **RPA15/RA15** AN9/RPB9/CTED4/RB9 RPD8/RTCC/RD8 33 68 CVREFOUT/AN10/RPB10/CTED11PMA13/RB10 RPD9/RD9 69 34 35 AN11/PMA12/RB11 70 RPD10/PMCS2/RD10

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "VO Ports" for more information.

3: RPF6 (pin 55) and RPF7 (pin 54) are only remappable for input functions.



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	IFS31	IFS30	IFS29	IFS28	IFS27	IFS26	IFS25	IFS24
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:10	IFS23	IFS22	IFS21	IFS20	IFS19	IFS18	IFS17	IFS16
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10	IFS9	IFS8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IFS7	IFS6	IFS5	IFS4	IFS3	IFS2	IFS1	IFS0

REGISTER 7-4: IFSx: INTERRUPT FLAG STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IFS31-IFS0: Interrupt Flag Status bits

- 1 = Interrupt request has occurred
- 0 = No interrupt request has occurred

Note: This register represents a generic definition of the IFSx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	IEC31	IEC30	IEC29	IEC28	IEC27	IEC26	IEC25	IEC24
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:10	IEC23	IEC22	IEC21	IEC20	IEC19	IEC18	IEC17	IEC16
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	IEC15	IEC14	IEC13	IEC12	IEC11	IEC10	IEC9	IEC8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IEC7	IEC6	IEC5	IEC4	IEC3	IEC2	IEC1	IEC0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IEC31-IEC0: Interrupt Enable bits

1 = Interrupt is enabled

0 = Interrupt is disabled

Note: This register represents a generic definition of the IECx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2 UFRCEN: USB FRC Clock Enable bit⁽¹⁾
 - 1 = Enable FRC as the clock source for the USB clock source
 - 0 = Use the Primary Oscillator or USB PLL as the USB clock source
- bit 1 SOSCEN: Secondary Oscillator (SOSC) Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 0 **OSWEN:** Oscillator Switch Enable bit
 - 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: This bit is available on PIC32MX4XX devices only.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	—			R)ODIV<14:8>	1,3)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				RODIV	<7:0> (3)			
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC
15:8	ON	_	SIDL	OE	RSLP ⁽²⁾	_	DIVSWEN	ACTIVE
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				_		ROSEL	<3:0>(1)	

REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Legend:	HC = Hardware Clearable	HS = Hardware Settable	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 Unimplemented: Read as '0'
- bit 30-16 **RODIV<14:0>:** Reference Clock Divider bits^(1,3) This value selects the Reference Clock Divider bits. See Figure 8-1 for more information. bit 15 **ON:** Output Enable bit 1 = Reference Oscillator Module is enabled 0 = Reference Oscillator Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Peripheral Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12 OE: Reference Clock Output Enable bit
 - 1 = Reference clock is driven out on REFCLKO pin
 - 0 = Reference clock is not driven out on REFCLKO pin
- bit 11 RSLP: Reference Oscillator Module Run in Sleep bit⁽²⁾
 - 1 = Reference Oscillator Module output continues to run in Sleep
 - 0 = Reference Oscillator Module output is disabled in Sleep
- bit 10 Unimplemented: Read as '0'
- bit 9 DIVSWEN: Divider Switch Enable bit
 - 1 = Divider switch is in progress
 - 0 = Divider switch is complete
- bit 8 ACTIVE: Reference Clock Request Status bit
 - 1 = Reference clock request is active
 - 0 = Reference clock request is not active
- bit 7-4 Unimplemented: Read as '0'
- **Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
 - **2:** This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				ROTRI	M<8:1>			
00.10	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	ROTRIM<0>	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	—	—	—	_	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	—	_	_	_

REGISTER 8-4: REFOTRIM: REFERENCE OSCILLATOR TRIM REGISTER

Legend:	y = Value set from Configuration bits on POR				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

Note: While the ON bit (REFOCON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.

10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS60001117), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers
- Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination

- Fixed priority channel arbitration
- · Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt) DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- · Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable



FIGURE 10-1: DMA BLOCK DIAGRAM

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	_	SUSPEND	DMABUSY ⁽¹⁾	—	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: DMA On bit⁽¹⁾
 - 1 = DMA module is enabled
 - 0 = DMA module is disabled
- bit 14-13 **Unimplemented:** Read as '0'
- bit 12 **SUSPEND:** DMA Suspend bit
 - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
 - 0 = DMA operates normally

bit 11 DMABUSY: DMA Module Busy bit⁽¹⁾

- 1 = DMA module is active
- 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit
 - When TCS = 1:1 = External clock input is synchronized0 = External clock input is not synchronizedWhen TCS = 0:This bit is ignored.
- bit 1 **TCS:** Timer Clock Source Select bit 1 = External clock from TxCKI pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	CS2 ⁽¹⁾	CS1 ⁽³⁾				<12:05		
	ADDR15 ⁽²⁾	ADDR14 ⁽⁴⁾			ADDR	<13:8>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				ADDR	<7:0>			

REGISTER 21-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 CS2: Chip Select 2 bit⁽¹⁾
 - 1 = Chip Select 2 is active
 - 0 = Chip Select 2 is inactive
- bit 15 ADDR<15>: Destination Address bit 15⁽²⁾
- bit 14 CS1: Chip Select 1 bit⁽³⁾
 - 1 = Chip Select 1 is active
 - 0 = Chip Select 1 is inactive
- bit 14 ADDR<14>: Destination Address bit 14⁽⁴⁾
- bit 13-0 ADDR<13:0>: Address bits
- Note 1: When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
 - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
 - 3: When the CSF<1:0> bits (PMCON<7:6>) = 10.
 - **4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
51.24	EDG1MOD	EDG1POL		EDG1SEL<3:0>		EDG2STAT	EDG1STAT	
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
23.10	EDG2MOD	EDG2POL	EDG2SEL<3:0>		—	—		
15.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	ON	—	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	ITRIM<5:0>				IRNG	<1:0>		

REGISTER 26-1: CTMUCON: CTMU CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 EDG1MOD: Edge 1 Edge Sampling Select bit

1 = Input is edge-sensitive

0 = Input is level-sensitive

bit 30 EDG1POL: Edge 1 Polarity Select bit

1 = Edge 1 programmed for a positive edge response

0 = Edge 1 programmed for a negative edge response

bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits

1111 = Reserved

1110 = C2OUT pin is selected

- 1101 = C1OUT pin is selected
- 1100 = IC3 Capture Event is selected
- 1011 = IC2 Capture Event is selected
- 1010 = IC1 Capture Event is selected
- 1001 = CTED8 pin is selected
- 1000 = CTED7 pin is selected
- 0111 = CTED6 pin is selected
- 0110 = CTED5 pin is selected
- 0101 = CTED4 pin is selected
- 0100 = CTED3 pin is selected
- 0011 = CTED1 pin is selected
- 0010 = CTED2 pin is selected
- 0001 = OC1 Compare Event is selected

0000 = Timer1 Event is selected

bit 25 EDG2STAT: Edge 2 Status bit

Indicates the status of Edge 2 and can be written to control edge source

- 1 = Edge 2 has occurred
- 0 = Edge 2 has not occurred
- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 31-42) in Section 31.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

DC CHARACTERISTICS		Standar (unless	d Opera otherw	ating Co ise stat	ondition ed)	ditions: 2.3V to 3.6V)		
		$\begin{array}{ll} \text{Operating temperature} & 0^\circ C \leq TA \leq +70^\circ C \text{ for Commercial} \\ -40^\circ C \leq TA \leq +85^\circ C \text{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \text{ for V-temp} \end{array}$						
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins	_	_	0.4	v	IOL \leq 9 mA, VDD = 3.3V	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6	_	_	0.4	v	$\text{IOL} \leq 15 \text{ mA}, \text{ VDD} = 3.3 \text{V}$	
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins	2.4	_	_	v	Ioh ≥ -10 mA, Vdd = 3.3V	
	Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6	2.4	_	_	v	Іон ≥ -15 mA, Vdd = 3.3V		
		Output High Voltage	1.5 ⁽¹⁾	—	—		IOH \geq -14 mA, VDD = 3.3V	
		ио Fins. 4x Source Driver Pins - All I/O output pins not defined as 8x Sink Driver pins Output High Voltage I/O Pins: 8x Source Driver Pins - RC15,	2.0 ⁽¹⁾	_	_	V	IOH \ge -12 mA, VDD = 3.3V	
DO20A Voh1	Vон1		3.0 ⁽¹⁾	—	_		IOH \ge -7 mA, VDD = 3.3V	
	Volli		1.5 ⁽¹⁾	_	_		IOH \ge -22 mA, VDD = 3.3V	
			2.0 ⁽¹⁾		_	V	$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$	
	RD2, RD10, RF6, RG6	3.0 ⁽¹⁾				Ioh \geq -10 mA, Vdd = 3.3V		

TABLE 31-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

NOTES:



PIC32MX330/350/370/430/450/470

100

33.0 PACKAGING INFORMATION

33.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



100-Lead TQFP (14x14x1 mm)



Example PIC32MX330F 064H-I/PT @3 0510017 O





100-Lead TQFP (12x12x1 mm)



Example



Legend	: XXX Y YY WW NNN *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3 can be found on the outer packaging for this package.
Note:	In the ever be carried characters	It the full Microchip part number cannot be marked on one line, it will over to the next line, thus limiting the number of available for customer-specific information.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		9.00 BSC	
Exposed Pad Width	E2	5.30	5.40	5.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	5.30	5.40	5.50
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

PIC32MX330/350/370/430/450/470

NVMDATA (Flash Program Data)57
NVMKEY (Programming Unlock)56
NVMSRCADDR (Source Data Address)
OCxCON (Output Compare x Control)
OSCCON (Oscillator Control)76
PFABT (Prefetch Cache Abort Statistics)
PMADDR (Parallel Port Address)
PMAEN (Parallel Port Pin Enable)
PMCON (Parallel Port Control)
PMMODE (Parallel Port Mode)
PMSTAT (Parallel Port Status (Slave Modes Only) 221
REFOCON (Reference Oscillator Control)
REFOTRIM (Reference Oscillator Trim)
RPnR (Peripheral Pin Select Output)
RSWRST (Software Reset)
RTCCON (RTC Control)
RTCDATE (RTC Date Value)
RTCTIME (RTC Time Value)
SPIxCON (SPI Control)
SPIxCON2 (SPI Control 2)
SPIxSTAT (SPI Status) 195
T1CON (Type A Timer Control)
TxCON (Type B Timer Control)
U1ADDR (USB Address) 131
U1BDTP1 (USB BDT Page 1)
U1BDTP2 (USB BDT Page 2)
U1BDTP3 (USB BDT Page 3)
U1CNFG1 (USB Configuration 1)
U1CON (USB Control)
U1EIE (USB Error Interrupt Enable)
U1EIR (USB Error Interrupt Status)
U1EP0-U1EP15 (USB Endpoint Control)
U1ERMH (USB Frame Number High) 132
U1FRML (USB Frame Number Low)
U1IE (USB Interrupt Enable)
U1IR (USB Interrupt)
U10TGCON (USB OTG Control)
U10TGIE (USB OTG Interrupt Enable)
U10TGIR (USB OTG Interrupt Status)
U10TGSTAT (USB OTG Status)
U1PWRC (USB Power Control)
U1SOF (USB SOF Threshold)
U1STAT (USB Status)
U1TOK (USB Token) 132
WDTCON (Watchdog Timer Control) 179
Resets
Revision History
RTCALRM (RTC ALARM Control) 227
S

Serial Peripheral Interface (SPI)	189
Software Simulator (MPLAB SIM)	
Special Features	

т

1
Timer1 Module
Timer2/3, Timer4/5 Modules
Timing Diagrams
10-Bit Analog-to-Digital Conversion
(ASAM = 0, SSRC < 2:0 > = 0.00)
10-Bit Analog-to-Digital Conversion (ASAM = 1
SSRC<2:0> = 111 SAMC<4:0> = 00001) 321
E ITAC 327
Eutropal Clock 205
L/O Characteristics
1/O Characteristics
12CX Bus Data (Master Mode)
I2Cx Bus Data (Slave Mode)
I2Cx Bus Start/Stop Bits (Master Mode) 310
I2Cx Bus Start/Stop Bits (Slave Mode) 313
Input Capture (CAPx) 302
OCx/PWM
Output Compare (OCx) 303
Parallel Master Port Read 323
Parallel Master Port Write 324
Parallel Slave Port 322
SPIx Master Mode (CKE = 0)
SPIx Master Mode (CKE = 1)
SPIx Slave Mode (CKE = 0)
SPIx Slave Mode (CKE = 1) 308
Timer1 2 3 4 5 External Clock 301
LIART Transmission (8-bit or 9-bit Data) 212
Timing Doquiromente
CLKO and VO
CLRO allo I/O
12Cx Bus Data Requirements (Master Mode)
I2Cx Bus Data Requirements (Slave Mode)
Input Capture Requirements 302
Output Compare Requirements 303
Simple OCx/PWM Mode Requirements
SPIx Master Mode (CKE = 0) Requirements
SPIx Master Mode (CKE = 1) Requirements
SPIx Slave Mode (CKE = 1) Requirements
SPIx Slave Mode Requirements (CKE = 0)
U
UART
USB On-The-Go (OTG) 113
- (/
V

-	
VCAP pin	272
Voltage Regulator (On-Chip)	272
W	
WWW Address	359

WWW, On-Line Support 14

S

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Brand Architecture Product Groups Flash Memory Family Program Memory Siz Pin Count Software Targeting Tape and Reel Flag (i Speed Temperature Range Package Pattern	PIC32 MX 3XX F 064 H B T - XXX I / PT - XXX Example: PIC32MX30F064H-I/PT: General purpose PIC32, 32-bit RISC MCU, 64 KB program memory, 64-pin, Industrial temperature, TQFP package. r
Flash Memory Far	nily
Architecture	MX = 32-bit RISC MCU core
Product Groups	3XX = General purpose microcontroller family 4XX = General purpose with USB microcontroller family
Flash Memory Family	F = Flash program memory
Program Memory Size	064 = 6 4KB 128 = 128KB 256 = 256KB 512 = 512KB
Pin Count	H = 64-pin L = 100-pin
Software Targeting	B = Targeted for Bluetooth Audio Break-in devices
Speed	blank = up to 100 MHz 120 = up to 120 MHz
Temperature Range	blank = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial) V = -40°C to +105°C (V-Temp)
Package	MR = 64-Lead (9x9x0.9 mm) QFN with 5.40x5.40 Exposed Pad (Plastic Quad Flat) RG = 64-Lead (9x9x0.9 mm) QFN with 4.7x4.7 Exposed Pad (Plastic Quad Flat) PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack) PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PF = 100-Lead (14x14x1 mm) TQFP (Thin Quad Flatpack) TL = 124-Lead (9x9x0.9 mm) VTLA (Very Thin Leadless Array)
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample