

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	81
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx450f128lt-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—	—	—	—	—	—	—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:10	—	—	—	—	—	—	—	—			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0			
15:8	BMXDUDBA<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
				BMXDU	DBA<7:0>						

### REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

# Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 Unimplemented: Read as '0'

## bit 15-10 BMXDUDBA<15:10>: DRM User Data Base Address bits

When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 BMXDUDBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

**Note 1:** At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	NVMDATA<31:24>										
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:10	NVMDATA<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	NVMDATA<15:8>										
7:0	R/W-0	R/W-0	R/W-0	R/W-0	D R/W-0 R/W-0		R/W-0	R/W-0			
7:0				NVMD	ATA<7:0>						

#### REGISTER 5-4: NVMDATA: FLASH PROGRAM DATA REGISTER

# Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMDATA<31:0>: Flash Programming Data bits

Note: The bits in this register are only reset by a Power-on Reset (POR).

# REGISTER 5-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24	NVMSRCADDR<31:24>										
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:10	NVMSRCADDR<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	NVMSRCADDR<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				NVMSRC	ADDR<7:0>						

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

# bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits

The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.



#### FIGURE 8-1: PIC32MX330/350/370/430/450/470 FAMILY CLOCK DIAGRAM

USB PLL is available on PIC32MX4XX devices only. 5.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:10	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				CHPDA	Γ<7:0>			

# REGISTER 10-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

### bit 31-8 Unimplemented: Read as '0'

# bit 7-0 **CHPDAT<7:0>:** Channel Data Register bits

Pattern Terminate mode: Data to be matched must be stored in this register to allow terminate on match.

All other modes: Unused.

# REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit
  - When TCS = 1:1 = External clock input is synchronized0 = External clock input is not synchronizedWhen TCS = 0:This bit is ignored.
- bit 1 **TCS:** Timer Clock Source Select bit 1 = External clock from TxCKI pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

#### 17.1 **Control Registers**

# TABLE 17-1: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 5 REGISTER MAP

ess										Bi	ts								
Virtual Addr (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000		31:16	_	—	—	_	_	—	—	_	_	_	—	—	_		—		0000
3000		15:0	ON	—	SIDL	_	_	—	—	_			OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3010	0C1R	31:16	0018<31:0>									xxxx							
0010	oom	15:0								00111	-011.0-								xxxx
3020	OC1RS	31:16								OC1RS	6<31:0>								XXXX
		15:0															-		XXXX
3200	OC2CON	31:16	-		-	_	—	—	—	_	_		-	-		—	-	—	0000
		15:0	UN	_	SIDL	_	_	_	_	_	—	_	0032	UCFLI	OCISEL		UCIVI<2:0>		0000
3210	OC2R	15.0	OC2R<31:0>										XXXX						
		31.16											××××						
3220	OC2RS	15.0								OC2RS	\$<31:0>								XXXX
		31:16	_		_			_	_		_	_	_	_		_	_	_	0000
3400	OC3CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
2440	0000	31:16								0000	-04-05			•					xxxx
3410	UCSR	15:0								UCSR	<31.0>								xxxx
3420	OC3RS	31:16								OC3RS	<31·0>								xxxx
0420	000110	15:0								000110	-01.04								xxxx
3600	OC4CON	31:16	—	_	—	_	—	—	—	—	_	_	—	—	—	_	—	—	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16	-							OC4R	<31:0>								XXXX
		15:0																	XXXX
3620	OC4RS	31:16								OC4RS	\$<31:0>								XXXX
		31.16		_	_		_	_			_	_	_	_	_	_	_	_	0000
3800	OC5CON	15:0	ON		SIDI								0032	OCELT	OCTSEL		OCM<2.0>		0000
		31:16			OIDE								0002	OOLEI	OUTOLL		00111-2.04		xxxx
3810	OC5R	15:0								OC5R	<31:0>								xxxx
	0.0555	31:16								0.05-0									xxxx
3820	UC5RS	15:0	1							OC5RS	s<31:0>								xxxx

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	=<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAITB	<1:0>(1)		WAITM	WAITE<1:0>(1)			

# REGISTER 21-2: PMMODE: PARALLEL PORT MODE REGISTER

# Legend:

R = Readable bit	W = Writable bit	t U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
  - 1 = Port is busy
  - 0 = Port is not busy

#### bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

- 11 = Reserved, do not use
- 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
- 01 = Interrupt generated at the end of the read/write cycle
- 00 = No Interrupt generated
- bit 12-11 INCM<1:0>: Increment Mode bits
  - 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
  - 10 = Decrement ADDR<15:0> by 1 every read/write cycle<sup>(2)</sup>
  - 01 = Increment ADDR<15:0> by 1 every read/write cycle<sup>(2)</sup>
  - 00 = No increment or decrement of address
- bit 10 **MODE16:** 8/16-bit Mode bit
  - 1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer
  - 0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
  - 11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, PMD<7:0> and PMD<8:15><sup>(3)</sup>)
  - 10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, PMD<7:0> and PMD<8:15><sup>(3)</sup>)
  - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0>)
  - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS and PMD<7:0>)

### bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits<sup>(1)</sup>

- 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
- 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
- 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
- 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPB cycle for a write operation; WAITB = 1 TPB cycle, WAITE = 0 TPB cycles for a read operation.
  - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
  - 3: These pins are active when MODE16 = 1 (16-bit mode).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
		—	—	—	—	—	—	—				
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	—	—	—	—	—	—	—	—				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	CS2 <sup>(1)</sup>	CS1 <sup>(3)</sup>										
	ADDR15 <sup>(2)</sup>	ADDR14 <sup>(4)</sup>		ADDK<13:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				ADDR	<7:0>							

# REGISTER 21-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### bit 31-16 Unimplemented: Read as '0'

- bit 15 CS2: Chip Select 2 bit<sup>(1)</sup>
  - 1 = Chip Select 2 is active
  - 0 = Chip Select 2 is inactive
- bit 15 ADDR<15>: Destination Address bit 15<sup>(2)</sup>
- bit 14 CS1: Chip Select 1 bit<sup>(3)</sup>
  - 1 = Chip Select 1 is active
  - 0 = Chip Select 1 is inactive
- bit 14 ADDR<14>: Destination Address bit 14<sup>(4)</sup>
- bit 13-0 ADDR<13:0>: Address bits
- Note 1: When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
  - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
  - 3: When the CSF<1:0> bits (PMCON<7:6>) = 10.
  - **4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

# REGISTER 23-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

bit 4 **CLRASAM:** Stop Conversion Sequence bit (when the first ADC interrupt is generated)

- 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
- 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 ASAM: ADC Sample Auto-Start bit
  - 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set.
    0 = Sampling begins when SAMP bit is set
- bit 1 **SAMP:** ADC Sample Enable bit<sup>(2)</sup>
  - 1 = The ADC sample and hold amplifier is sampling
  - 0 = The ADC sample/hold amplifier is holding
  - When ASAM = 0, writing '1' to this bit starts sampling.
  - When SSRC = 000, writing '0' to this bit will end sampling and start conversion.
- bit 0 **DONE:** Analog-to-Digital Conversion Status bit<sup>(3)</sup>
  - 1 = Analog-to-digital conversion is done
  - 0 = Analog-to-digital conversion is not done or has not started

Clearing this bit will not affect any operation in progress.

- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
  - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ 0, this bit is automatically cleared by hardware to end sampling and start conversion.
  - **3:** This bit is automatically set by hardware when ADC is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	_	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	_	—	_		_	
15.0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	SIDL	—	—	—	—	-
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7.0	_	_	_	_	_	_	C2OUT	C10UT

# REGISTER 24-2: CMSTAT: COMPARATOR STATUS REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in IDLE Control bit

1 = All Comparator modules are disabled in IDLE mode

0 = All Comparator modules continue to operate in the IDLE mode

- bit 12-2 Unimplemented: Read as '0'
- bit 1 **C2OUT:** Comparator Output bit
  - 1 = Output of Comparator 2 is a '1'
  - 0 = Output of Comparator 2 is a '0'

### bit 0 C1OUT: Comparator Output bit

- 1 = Output of Comparator 1 is a '1'
- 0 = Output of Comparator 1 is a '0'

DC CHARA	CTERIST	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param. No.	Тур. <sup>(2)</sup>	Max.	Units		Conditions			
PIC32MX35	0F256 Do	evices O	nly					
Power-Dow	n Currer	nt (IPD) (N	lote 1)					
DC40k	38	80	μA	-40°C				
DC40I	57	80	μΑ	+25°C	Base Power-Down Current			
DC40n	220	352	μΑ	+85°C				
DC40m	513	749	μA	+105°C				
PIC32MX45	0F256 De	evices O	nly					
Power-Dow	n Currer	nt (IPD) (N	lote 1)					
DC40k	26	42	μA	-40°C				
DC40o	26	42	μA	0°C <b>(5)</b>				
DC40I	26	42	μA	+25°C	Base Power Down Current			
DC40p	250	352	μA	+70°C <sup>(5)</sup>				
DC40n	250	352	μA	+85°C				
DC40m	513	749	μA	+105°C				

# TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial devices only (0°C to +70°C).



AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typical <sup>(2)</sup> Max. Units Conditions					
SY00	Τρυ	Power-up Period Internal Voltage Regulator Enabled		400	600	μS		
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles		_	_	
SY20	TMCLR	MCLR Pulse Width (low)	2			μS	—	
SY30	TBOR	BOR Pulse Width (low)		1		μS	—	

# TABLE 31-23: RESETS TIMING

**Note 1:** These parameters are characterized, but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

# TABLE 31-32: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHA	RACTERIS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typical <sup>(2)</sup> Max. Units Conditions					
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input	175			ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	5		25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тѕск + 20		_	ns	_	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	25	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.

AC CHA	RACTER	ISTICS		$ \begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array} $				
Param. No.	Symbol	Charact	eristics	Min. <sup>(1)</sup>	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)		μS	_	
			400 kHz mode	Трв * (BRG + 2)	—	μS	—	
			1 MHz mode <b>(Note 2)</b>	Трв * (BRG + 2)	—	μs	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μS	—	
			400 kHz mode	Трв * (BRG + 2)	_	μS	—	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs	_	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <b>(Note 2)</b>	—	100	ns		
IM21	IM21 TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode (Note 2)	_	300	ns		
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	—	
			400 kHz mode	100	—	ns		
			1 MHz mode <b>(Note 2)</b>	100	—	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS	_	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode <b>(Note 2)</b>	0	0.3	μs		
IM30	TSU:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	—	μS	Only relevant for	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	—	μS	Repeated Start	
			1 MHz mode <b>(Note 2)</b>	Трв * (BRG + 2)	—	μs	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	—	μS	After this period, the	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	—	μS	first clock pulse is	
			1 MHz mode <b>(Note 2)</b>	Трв * (BRG + 2)	—	μs	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)		μS	_	
		Setup Time	400 kHz mode	Трв * (BRG + 2)		μS		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	—	μs		

# TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

**Note 1:** BRG is the value of the  $l^2C$  Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** The typical value for this parameter is 104 ns.

AC CH4	AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions		
Clock P	Clock Parameters								
AD50 TAD ADC Clock Period <sup>(2)</sup>		65	—	_	ns	See Table 31-36			
Conver	Conversion Rate								
AD55	ΤΟΟΝΛ	Conversion Time	—	12 Tad	_		—		
AD56	AD56 FCNV	Throughput Rate (Sampling Speed) <sup>(4)</sup>	—	—	1000	ksps	AVDD = 3.0V to 3.6V		
			—	—	400	ksps	AVDD = 2.5V to 3.6V		
AD57	TSAMP	Sample Time	2 TAD	—	—	_	—		
Timing	Paramete	rs							
AD60	TPCS	Conversion Start from Sample Trigger <sup>(3)</sup>	_	1.0 Tad	—	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 Tad		1.5 TAD	_	—		
AD62	Tcss	Conversion Completion to Sample Start (ASAM = 1) <sup>(3)</sup>	—	0.5 TAD	_		_		
AD63	Tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(3)</sup>	—	_	2	μS	—		

# TABLE 31-37: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.

**2:** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: Characterized by design but not tested.

4: Refer to Table 31-36 for detailed conditions.



# FIGURE 31-21: PARALLEL MASTER PORT READ TIMING DIAGRAM

# TABLE 31-39: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions
PM1	TLAT	PMALL/PMALH Pulse Width		1 Трв	_		—
PM2	Tadsu	Address Out Valid to PMALL/ PMALH Invalid (address setup time)	—	2 Трв	—		—
PM3	Tadhold	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_	—
PM4	Tahold	PMRD Inactive to Address Out Invalid (address hold time)	5	—	_	ns	—
PM5	Trd	PMRD Pulse Width	—	1 Трв	_	_	—
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	—	—	ns	—
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	1 Трв	—	—	_	PMP Clock

Note 1: These parameters are characterized, but not tested in manufacturing.



# 33.2 Package Details

The following sections give the technical details of the packages.

# 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	MILLIMETERS			
Dimension	MIN	NOM	MAX		
Contact Pitch	E 0.50 BSC				
Contact Pad Spacing	C1		11.40		
Contact Pad Spacing	C2		11.40		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е	0.50 BSC			
Contact Pad Spacing	C1		15.40		
Contact Pad Spacing	C2		15.40		
Contact Pad Width (X100)	X1			0.30	
Contact Pad Length (X100)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B