

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	49
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx450f256h-v-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


TABLE 1		Pin Numb	er									
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description						
RB0	16	25	B14	I/O	ST							
RB1	15	24	A15	I/O	ST	7						
RB2	14	23	B13	I/O	ST							
RB3	13	22	A13	I/O	ST							
RB4	12	21	B11	I/O	ST							
RB5	11	20	A12	I/O	ST							
RB6	17	26	A20	I/O	ST							
RB7	18	27	B16	I/O	ST	PORTB is a bidirectional I/O port						
RB8	21	32	A23	I/O	ST							
RB9	22	33	B19	I/O	ST							
RB10	23	34	A24	I/O	ST							
RB11	24	35	B20	I/O	ST							
RB12	27	41	B23	I/O	ST							
RB13	28	42	A28	I/O	ST	7						
RB14	29	43	B24	I/O	ST	7						
RB15	30	44	A29	I/O	ST	7						
RC1	—	6	A5	I/O	ST							
RC2	—	7	B4	I/O	ST	7						
RC3	—	8	A6	I/O	ST	7						
RC4	—	9	B5	I/O	ST							
RC12	39	63	B34	I/O	ST	PORTC is a bidirectional I/O port						
RC13	47	73	A47	I/O	ST	7						
RC14	48	74	B40	I/O	ST	7						
RC15	40	64	A42	I/O	ST	7						
RD0	46	72	B39	I/O	ST							
RD1	49	76	A52	I/O	ST	7						
RD2	50	77	B42	I/O	ST							
RD3	51	78	A53	I/O	ST	7						
RD4	52	81	B44	I/O	ST	7						
RD5	53	82	A55	I/O	ST							
RD6	54	83	B45	I/O	ST							
RD7	55	84	A56	I/O	ST	POPTD is a hidiractional UC sort						
RD8	42	68	B37	I/O	ST	PORTD is a bidirectional I/O port						
RD9	43	69	A45	I/O	ST							
RD10	44	70	B38	I/O	ST	1						
RD11	45	71	A46	I/O	ST	1						
RD12	—	79	B43	I/O	ST	1						
RD13	—	80	A54	I/O	ST							
RD14	—	47	B26	I/O	ST							
RD15	—	48	A31	I/O	I/O ST							
-		itt Trigger inp	ible input or o out with CMOS			alog = Analog input P = Power = Output I = Input						

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	_	_	_	_	_	_	_	—					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	_	—	—	_	_	—	—	—					
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
15:8	—	_	_	_	_	—		—					
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	W-0, HC					
7:0				_		_	_	SWRST ⁽¹⁾					

REGISTER 6-2: RSWRST: SOFTWARE RESET REGISTER

Legend: HC = Cleared by hardware									
R = Readable bit	W = Writable bit	able bit U = Unimplemented bit, read as '0'							
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						

bit 31-1 Unimplemented: Read as '0'

- bit 0 SWRST: Software Reset Trigger bit⁽¹⁾
 - 1 = Enable software Reset event
 - 0 = No effect
- Note 1: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features											
	of the PIC32MX330/350/370/430/450/											
	470 family of devices. It is not intended to											
	be a comprehensive reference source. To											
	complement the information in this data											
	sheet, refer to Section 6. "Oscillator											
	Configuration" (DS60001112), which is											
	available from the Documentation >											
	Reference Manual section of the											
	Microchip PIC32 web site											
	(www.microchip.com/pic32).											

The PIC32MX330/350/370/430/450/470 oscillator system has the following modules and features:

- A Total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.




FIGURE 8-1: PIC32MX330/350/370/430/450/470 FAMILY CLOCK DIAGRAM

5. USB PLL is available on PIC32MX4XX devices only.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	-	—	_	_	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	-	-	—	_	_	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		—	_	_	—		_	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDAT	7:0>			

REGISTER 10-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Legend:

========								
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **CHPDAT<7:0>:** Channel Data Register bits

Pattern Terminate mode: Data to be matched must be stored in this register to allow terminate on match.

All other modes: Unused.




FIGURE 11-1: PIC32MX430/450/470 USB INTERFACE DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		—	_	—	—	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—		—	_	—	—	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—		—	_	—	—	_
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7.0	UACTPND	_		USLPGRD	USBBUSY ⁽¹⁾		USUSPEND	USBPWR

REGISTER 11-5: U1PWRC: USB POWER CONTROL REGISTER

Legend:

zogonai							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8 Unimplemented: Read as '0'

- bit 7 UACTPND: USB Activity Pending bit
 - 1 = USB bus activity has been detected; but an interrupt is pending, it has not been generated yet
 0 = An interrupt is not pending
- bit 6-5 Unimplemented: Read as '0'
- bit 4 USLPGRD: USB Sleep Entry Guard bit
 - 1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending
 - 0 = USB module does not block Sleep entry
- bit 3 USBBUSY: USB Module Busy bit⁽¹⁾
 - 1 = USB module is active or disabled, but not ready to be enabled
 - 0 = USB module is not active and is ready to be enabled
 - **Note:** When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.
- bit 2 Unimplemented: Read as '0'
- bit 1 USUSPEND: USB Suspend Mode bit
 - 1 = USB module is placed in Suspend mode
 - (The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)
 - 0 = USB module operates normally
- bit 0 USBPWR: USB Operation Enable bit
 - 1 = USB module is turned on
 - 0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Periphera Selection
RPD2	RPD2R	RPD2R<3:0>	0000 = No Connect
RPG8	RPG8R	RPG8R<3:0>	0001 = U3TX
RPF4	RPF4R	RPF4R<3:0>	0010 = U4RTS 0011 = Reserved
RPD10	RPD10R	RPD10R<3:0>	0100 = Reserved
RPF1	RPF1R	RPF1R<3:0>	0101 = Reserved
RPB9	RPB9R	RPB9R<3:0>	0110 = SDO2
RPB10	RPB10R	RPB10R<3:0>	0111 = Reserved 1000 = Reserved
RPC14	RPC14R	RPC14R<3:0>	1000 = Reserved
RPB5	RPB5R	RPB5R<3:0>	1010 = Reserved
RPC1 ⁽⁴⁾	RPC1R	RPC1R<3:0>	1011 = OC3
RPD14 ⁽⁴⁾	RPD14R	RPD14R<3:0>	1100 = Reserved 1101 = C2OUT
RPG1 ⁽⁴⁾	RPG1R	RPG1R<3:0>	1110 = Reserved
RPA14 ⁽⁴⁾	RPA14R	RPA14R<3:0>	1111 = Reserved
RPD3	RPD3R	RPD3R<3:0>	0000 = No Connect
RPG7	RPG7R	RPG7R<3:0>	0001 = U2TX
RPF5	RPF5R	RPF5R<3:0>	0010 = Reserved
RPD11	RPD11R	RPD11R<3:0>	
RPF0	RPF0R	RPF0R<3:0>	0100 = 05RTS(*)
RPB1	RPB1R	RPB1R<3:0>	0110 = SDO2
RPE5	RPE5R	RPE5R<3:0>	0111 = Reserved
RPC13	RPC13R	RPC13R<3:0>	1000 = SDO1
RPB3	RPB3R	RPB3R<3:0>	1001 = Reserved
RPF3 ⁽²⁾	RPF3R	RPF3R<3:0>	1010 = Reserved
RPC4 ⁽⁴⁾	RPC4R	RPC4R<3:0>	1011 = OC4 1100 = Reserved
RPD15 ⁽⁴⁾	RPD15R	RPD15R<3:0>	1100 - Reserved
RPG0 ⁽⁴⁾	RPG0R	RPG0R<3:0>	1110 = Reserved
RPA15 ⁽⁴⁾	RPA15R	RPA15R<3:0>	1111 = Reserved

TABLE 12-2: OUTPUT PIN SELECTION

Note 1: This selection is only available on General Purpose devices.

2: This selection is only available on 64-pin General Purpose devices.

3: This selection is only available on 100-pin General Purpose devices.

4: This selection is only available on 100-pin USB and General Purpose devices.

5: This selection is not available on 64-pin USB devices.

TABLE 12-8: PORTD REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, PIC32MX470F512H DEVICES ONLY

ess										В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6300	ANSELD	31:16	_	—	—	—	_	-	—	_	—	_	—	_	_	—	—		0000
0000	ANOLLD	15:0	—	—	_	—		_		_	—	_			ANSELD3	ANSELD2	ANSELD1		000E
6310	TRISD	31:16	_	—	_	—	_		_	—	_	—	_	_	_	—	—		0000
00.0		15:0	—	—	—	—	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	xxxx
5320	PORTD	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—		0000
0020		15:0	—	—	—	—	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
6330	LATD	31:16	—	—	—	—	—		—	—	—	—	—	—	—	—	—		0000
		15:0	—	—	—	—	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
6340	ODCD	31:16	—	—	—	—	_	—	_	—	—	—	—	—	—	—	_		0000
		15:0	—	—	—	—	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	xxxx
6350	CNPUD	31:16	—	—	—	—	_	—	_	—	—	—	—	—	—	—	_		0000
		15:0	—	—	—	—	CNPUD11	CNPUD10	CNPUD9	CNPUD8	CNPUD7	CNPUD6	CNPUD5	CNPUD4	CNPUD3	CNPUD2	CNPUD1	CNPUD0	xxxx
6360	CNPDD	31:16	—	—	—	—	_	—	_	—	—	—	—	—	—	—	_		0000
		15:0	—	—	—	—	CNPDD11	CNPDD10	CNPDD9	CNPDD8	CNPDD7	CNPDD6	CNPDD5	CNPDD4	CNPDD3	CNPDD2	CNPDD1	CNPDD0	xxxx
6370	CNCOND	31:16	—	—	—	—	_	—	—	_	—	_	_	_	_	—	—		0000
		15:0	ON	—	SIDL	—	_	—	—	_	—	_	_	_	_	—	—		0000
6380	CNEND	31:16	—	—	—	—	_	-	—	-	—	-	—	—	-	—	—	-	0000
	0.12.10	15:0	—	—	—	—	CNIED11	CNIED10	CNIED9	CNIED8	CNIED7	CNIED6	CNIED5	CNIED4	CNIED3	CNIED2	CNIED1	CNIED0	xxxx
		31:16	_	_	_	_	—	_	—	—	—	—	—	—	—	—	—	_	0000
6390	CNSTATD	15:0	_	—	—	—	CN STATD11	CN STATD10	CN STATD9	CN STATD8	CN STATD7	CN STATD6	CN STATD5	CN STATD4	CN STATD3	CN STATD2	CN STATD1	CN STATD0	xxxx

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for Note 1: more information.

13.2 Control Registers

TABLE 13-1: TIMER1 REGISTER MAP

ess		0		Bits														s	
Virtual Addre (BF80_#)		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0600	T1CON	31:16	_	_	_	_	_	_	_	_	_	_	—	—	—	—	_	_	0000
0600	TICON	15:0	ON	_	SIDL	TWDIS	TWIP	_	_	_	TGATE	_	TCKP	S<1:0>	—	TSYNC	TCS	_	0000
0610	TMR1	31:16		_	—	—	—	_	—	_	—	—	_	—	—	—	—	—	0000
0010		15:0								TMR1	<15:0>								0000
0620	PR1	31:16	_	_	_	_	_	-	-	-	—	_	—	—	—	_	_	-	0000
0020	FIXI	15:0								PR1<	15:0>								FFFF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

15.1 Watchdog Timer Control Registers

DS60001185F-page	
(D)	
78	

TABLE 15-1: WATCHDOG TIMER CONTROL REGISTER MAP

ess		æ		Bits								s							
Virtual Addres (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	WDTCON	31:16	_	_	_	_	-	-	—	—	_	—	—	_	_	_	—	—	0000
0000	WDICON	15:0	ON				_	_	_	_			SI	VDTPS<4:)>		WDTWINEN	WDTCLR	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

16.1 Control Register

REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
01.24	—	—	—	—	—	—	—	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		—		—	—		—			
15:8	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
	ON ⁽¹⁾	—	SIDL	—	—	—	FEDGE	C32		
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0		
	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>			
Legend:										
R = Readabl	e hit		W = Writable	e hit	U = Unimpl	emented bit				
	e at POR: ('0',	'1' x = unkno			P = Program		r = Reserve	d hit		
					i – i logiai					
bit 31-16	Unimplemer	nted: Read as	s '0'							
bit 15	-)						
	•	ON: Input Capture Module Enable bit ⁽¹⁾								
	 1 = Module is enabled 0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications 									
			ule, disable d	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior		
bit 14		ind reset mod		clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior		
	0 = Disable a	ind reset mod nted: Read as	; '0'	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior		
	0 = Disable a Unimplemer	nd reset mod nted: Read as n Idle Control	sʻ0' bit	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior		
	0 = Disable a Unimplemer SIDL: Stop in	nd reset mod nted: Read as n Idle Control PU Idle mode	sʻ0' bit		e interrupt ge	eneration and	allow SFR n	nodificatior		
bit 13	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen	nd reset mod nted: Read as I Idle Control PU Idle mode to operate in nted: Read as	s '0' bit CPU Idle mo s '0'	ode				nodificatior		
bit 14 bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs	nd reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edg	s 'o' bit CPU Idle mo s 'o' ge Select bit (ode				nodification		
bit 13 bit 12-10	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen	Ind reset mod Inted: Read as In Idle Control PU Idle mode to operate in Inted: Read as t Capture Edg rising edge fir	s 'o' bit CPU Idle mo s 'o' ge Select bit (st	ode				nodification		
bit 13 bit 12-10	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n	nd reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fir falling edge fir	s '0' bit CPU Idle mo s '0' ge Select bit (st rst	ode				nodification		
bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fin falling edge fin Capture Selec uer resource o	s '0' bit CPU Idle mo s '0' ge Select bit o st rst t bit apture	ode				nodification		
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	and reset mod ited: Read as a Idle Control PU Idle mode to operate in ited: Read as t Capture Edge rising edge fir falling edge fir Capture Selec her resource of her resource of the resource of	s '0' bit CPU Idle mo s '0' ge Select bit (st st st t bit sapture sapture	ode (only used in	mode 6, ICN	1<2:0> = 110)	nodificatior		
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n 0 = Capture n 0 = Capture n 0 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select per resource of the counter select bit (I the counter select bit	s '0' bit CPU Idle mo s '0' ge Select bit o st st t bit capture coes not affe source for cap	ode (only used in ct timer selec pture	mode 6, ICN	1<2:0> = 110)	nodification		
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fin Capture Select per resource of the counter so the counter so the counter so	s '0' bit CPU Idle mo s '0' ge Select bit o st st t bit apture apture Does not affe source for cal source for cal	ode (only used in ct timer selec pture	mode 6, ICN	1<2:0> = 110)	nodification		
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fir falling ed	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture Does not affe source for cap source for cap l bits	ode (only used in ct timer selec pture pture	mode 6, ICN	1<2:0> = 110)	nodificatior		
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fir falling ed	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for cap source for cap l bits urth capture	ode (only used in ct timer selec pture pture event	mode 6, ICN	1<2:0> = 110)	nodificatior		
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interrup 10 = Interrup 01 = Interrup	and reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select the counter select bit (ID the counter select bit (ID	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit capture cource for cap source for cap source for cap urth capture e cond capture	ode (only used in ct timer selec pture pture event vent	mode 6, ICN	1<2:0> = 110)	nodificatior		
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture for 0 = Capture for C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interrup 10 = Interrup 01 = Interrup 00 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fin falling edge fin Capture Select the counter source of the counter source of the counter so the counter so	s '0' bit CPU Idle mo s '0' ge Select bit o st rst t bit apture cource for ca source for	ode (only used in ct timer selec pture pture event vent e event	mode 6, ICM	1<2:0> = 110)	nodificatior		
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture for 0 = Capture for C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time 0 = Timer3 is 1 = Timer2 is 1 = Timer2 is 11 = Interrup 00 = Interrup 00 = Interrup 00 = Interrup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fir falling ed	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture coorce for cal source for	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o	mode 6, ICM	1<2:0> = 110)	nodification		
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture for 0 = Capture for C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interrup 10 = Interrup 01 = Interrup 00 = Interrup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fin Capture Select the counter select the counter select bit (ID the co	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture Source for cal source for cal for capture event flow Status F has occurred	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o	mode 6, ICM	1<2:0> = 110)	nodification		
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture f 0 = Capture f C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICl<1:0>: Interrup 10 = Interrup 01 = Interrup 00 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup	and reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fir falling edge fir Capture Select the counter select the c	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit rapture cource for cal source for cal s	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o d urred	mode 6, ICM tion when C	1<2:0> = 110)	nodificatior		

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 18-2: SPIxCON2	2: SPI CONTROL REGISTER 2
-------------------------	---------------------------

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		—		—	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	_	—	—	—	_	—
15:8	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	SPISGNEXT	_	_	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7:0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	AUDEN ⁽¹⁾		_		AUDMONO ^(1,2)		AUDMOD)<1:0> ^(1,2)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit
 - 1 = Data from RX FIFO is sign extended
 - 0 = Data from RX FIFO is not sign extened
- bit 14-13 Unimplemented: Read as '0'
- bit 12 **FRMERREN:** Enable Interrupt Events via FRMERR bit
 - 1 = Frame Error overflow generates error events
 - 0 = Frame Error does not generate error events
- bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit
 - 1 = Receive overflow generates error events
 - 0 = Receive overflow does not generate error events
- bit 10 **SPITUREN:** Enable Interrupt Events via SPITUR bit
 - 1 = Transmit Underrun Generates Error Events
 - 0 = Transmit Underrun Does Not Generates Error Events
- bit 9 **IGNROV:** Ignore Receive Overflow bit (for Audio Data Transmissions)
 - 1 = A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data
 - 0 = A ROV is a critical error which stop SPI operation
- bit 8 **IGNTUR:** Ignore Transmit Underrun bit (for Audio Data Transmissions)
 - 1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty
 - 0 = A TUR is a critical error which stop SPI operation
- bit 7 AUDEN: Enable Audio CODEC Support bit⁽¹⁾
 - 1 = Audio protocol is enabled
 - 0 = Audio protocol is disabled
- bit 6-5 Unimplemented: Read as '0'
- bit 3 AUDMONO: Transmit Audio Data Format bit^(1,2)
 - 1 = Audio data is mono (Each data word is transmitted on both left and right channels)
- 0 = Audio data is stereobit 2 Unimplemented: Read as '0'
- bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit^(1,2)
 - 11 = PCM/DSP mode
 - 10 = Right Justified mode
 - 01 = Left Justified mode
 - $00 = I^2S \mod$
- **Note 1:** This bit can only be written when the ON bit = 0.
 - 2: This bit is only valid for AUDEN = 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
31:24		_	_		R	XBUFELM<4:()>	
23:16	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
23.10		_	_		Tک	KBUFELM<4:0)>	
15.0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0
15:8		—	-	FRMERR	SPIBUSY	—	_	SPITUR
7.0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0
7:0	SRMT	SPIROV	SPIRBE	_	SPITBE		SPITBF	SPIRBF

REGISTER 18-3: SPIxSTAT: SPI STATUS REGISTER

Legend:	C = Clearable bit	HS = Set in hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-29 Unimplemented: Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 15-13 Unimplemented: Read as '0'
- bit 12 **FRMERR:** SPI Frame Error status bit
 - 1 = Frame error is detected
 - 0 = No Frame error is detected
 - This bit is only valid when FRMEN = 1.
- bit 11 SPIBUSY: SPI Activity Status bit
 - 1 = SPI peripheral is currently busy with some transactions
 - 0 = SPI peripheral is currently idle
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPITUR: Transmit Under Run bit
 - 1 = Transmit buffer has encountered an underrun condition
 - 0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module, or writing a '0' to SPITUR.

- bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)
 - 1 = When SPI module shift register is empty
 - 0 = When SPI module shift register is not empty
- bit 6 SPIROV: Receive Overflow Flag bit
 - 1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.
 - 0 = No overflow has occurred

This bit is set in hardware; can bit only be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module, or by writing a '0' to SPIROV.

- bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1) 1 = RX FIFO is empty (CRPTR = SWPTR)
 - 0 = RX FIFO is not empty (CRPTR \neq SWPTR)
- bit 4 Unimplemented: Read as '0'

NOTES:

30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

AC CHA	RACTERIS	STICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	—	
		Hold Time	400 kHz mode	600	_	ns		
			1 MHz mode (Note 1)	250		ns		
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns	—	
		Clock	400 kHz mode	0	1000	ns		
			1 MHz mode (Note 1)	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bus	
			400 kHz mode	1.3		μs	must be free before a new	
			1 MHz mode (Note 1)	0.5	-	μS	transmission can start	
IS50	Св	Bus Capacitive Lo	ading		400	pF	_	

TABLE 31-34: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

FIGURE 31-23: EJTAG TIMING CHARACTERISTICS





TABLE 31-43: EJTAG TIMING REQUIREMENTS

АС СНА	RACTERISTI	cs	(unles		ise state	$\begin{array}{l} \text{nditions: 2.3V to 3.6V} \\ \text{ed} \\ 0^\circ C \leq TA \leq +70^\circ C \text{ for Commercial} \\ -40^\circ C \leq TA \leq +85^\circ C \text{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \text{ for V-temp} \end{array}$		
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions		
EJ1	Ттсксүс	TCK Cycle Time	25	—	ns	—		
EJ2	Ттскнідн	TCK High Time	10	—	ns	—		
EJ3	TTCKLOW	TCK Low Time	10	—	ns	—		
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_		
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	ns	—		
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK		5	ns	—		
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	-	5	ns	—		
EJ8	TTRSTLOW	TRST Low Time	25	—	ns			
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output			ns	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

64-Lead Very Thin Plastic Quad Flat, No Lead Package (RG) - 9x9x1.0 mm Body [QFN] 4.7x4.7 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units				
Dimension	Dimension Limits				
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	X2			4.80	
Optional Center Pad Length	Y2			4.80	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.25	
Contact Pad Length (X64)	Y1			0.85	
Contact Pad to Center Pad (X64)	G1		1.625 REF		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2260A