

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	49
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx450f256h-v-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 7: PIN NAMES FOR 124-PIN DEVICES (CONTINUED)

124-PIN VTLA (BOTTOM VIEW)(1,2,3,4)

A17

B13 B29 Conductive Thermal Pad

PIC32MX430F064L PIC32MX450F128L PIC32MX450F256L PIC32MX470F512L

B1 B41 B56

⁶⁶ A51

Α1

Polarity Indicator

A68

Package Bump #	Full Pin Name
B7	MCLR
B8	Vss
B9	TMS/CTED1/RA0
B10	RPE9/RE9
B11	AN4/C1INB/RB4
B12	Vss
B13	PGEC3/AN2/C2INB/RPB2/CTED13/RB2
B14	PGED1/AN0/RPB0/RB0
B15	No Connect
B16	PGED2/AN7/RPB7/CTED3/RB7
B17	VREF+/CVREF+/PMA6/RA10
B18	AVss
B19	AN9/RPB9/CTED4/RB9
B20	AN11/PMA12/RB11
B21	VDD
B22	RPF13/RF13
B23	AN12/PMA11/RB12
B24	AN14/RPB14/CTED5/PMA1/RB14
B25	Vss
B26	RPD14/RD14
B27	RPF4/PMA9/RF4
B28	No Connect
B29	RPF8/RF8
B30	VUSB3V3
B31	D+

Package Bump #	Full Pin Name
B32	SDA2/RA3
B33	TDO/RA5
B34	OSC1/CLKI/RC12
B35	No Connect
B36	SCL1/RPA14/RA14
B37	RPD8/RTCC/RD8
B38	RPD10/SCK1/PMCS2/RD10
B39	RPD0/INT0/RD0
B40	SOSCO/RPC14/T1CK/RC14
B41	Vss
B42	AN25/RPD2/RD2
B43	RPD12/PMD12/RD12
B44	RPD4/PMWR/RD4
B45	PMD14/RD6
B46	No Connect
B47	No Connect
B48	VCAP
B49	RPF0/PMD11/RF0
B50	RPG1/PMD9/RG1
B51	TRCLK/RA6
B52	PMD0/RE0
B53	VDD
B54	TRD2/RG14
B55	TRD0/RG13
B56	RPE3/CTPLS/PMD3/RE3
	Bump # B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45 B46 B47 B48 B49 B50 B51 B52 B53 B54 B55

- Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.
 - Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.
 - 3: Shaded package bumps are 5V tolerant.
 - 4: It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.

1.0 DEVICE OVERVIEW

Note:

This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This document contains device-specific information for PIC32MX330/350/370/430/450/470 devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX330/350/370/430/450/470 family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: PIC32MX330/350/370/430/450/470 BLOCK DIAGRAM




TABLE 1-1: PINOUT I/O DESCRIPTIONS

IABLE 1-		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
AN0	16	25	B14	ı	Analog	
AN1	15	24	A15	I	Analog	
AN2	14	23	B13	I	Analog	
AN3	13	22	A13	I	Analog	
AN4	12	21	B11	I	Analog	
AN5	11	20	A12	I	Analog	
AN6	17	26	A20	I	Analog	
AN7	18	27	B16	I	Analog	
AN8	21	32	A23	I	Analog	
AN9	22	33	B19	I	Analog	
AN10	23	34	A24	I	Analog	
AN11	24	35	B20	I	Analog	
AN12	27	41	B23	I	Analog	
AN13	28	42	A28	I	Analog	Analog input shappala
AN14	29	43	B24	I	Analog	Analog input channels.
AN15	30	44	A29	I	Analog	
AN16	4	10	A7	I	Analog	
AN17	5	11	B6	I	Analog	
AN18	6	12	A8	I	Analog	
AN19	8	14	A9	I	Analog	
AN20	62	98	A66	I	Analog	
AN21	64	100	A67	I	Analog	
AN22	1	3	B2	I	Analog	
AN23	2	4	A4	I	Analog	
AN24	49	76	A52	I	Analog	
AN25	50	77	B42	I	Analog	
AN26	51	78	A53	I	Analog	
AN27	3	5	B3	I	Analog	
CLKI	39	63	B34	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.
CLKO	40	64	A42	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with the OSC2 pin function.
OSC1	39	63	B34	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	40	64	A42	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	47	73	A47	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	48	74	B40	0	_	32.768 kHz low-power oscillator crystal output.

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Analog = Analog input O = Output P = Power I = Input

Note 1: This pin is only available on devices without a USB module.

- 2: This pin is only available on devices with a USB module.
- 3: This pin is not available on 64-pin devices.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
U1CTS	PPS	PPS	PPS	I	ST	UART1 Clear to Send
U1RTS	PPS	PPS	PPS	0	_	UART1 Ready to Send
U1RX	PPS	PPS	PPS	I	ST	UART1 Receive
U1TX	PPS	PPS	PPS	0	_	UART1 Transmit
U2CTS	PPS	PPS	PPS	I	ST	UART2 Clear to Send
U2RTS	PPS	PPS	PPS	0	_	UART2 Ready to Send
U2RX	PPS	PPS	PPS	I	ST	UART2 Receive
U2TX	PPS	PPS	PPS	0	_	UART2 Transmit
U3CTS	PPS	PPS	PPS	I	ST	UART3 Clear to Send
U3RTS	PPS	PPS	PPS	0	_	UART3 Ready to Send
U3RX	PPS	PPS	PPS	I	ST	UART3 Receive
U3TX	PPS	PPS	PPS	0	_	UART3 Transmit
U4CTS	PPS	PPS	PPS	I	ST	UART4 Clear to Send
U4RTS	PPS	PPS	PPS	0	_	UART4 Ready to Send
U4RX	PPS	PPS	PPS	I	ST	UART4 Receive
U4TX	PPS	PPS	PPS	0	_	UART4 Transmit
U5CTS ⁽³⁾	_	PPS	PPS	I	ST	UART5 Clear to Send
U5RTS ⁽³⁾	_	PPS	PPS	0	_	UART5 Ready to Send
U5RX ⁽³⁾	_	PPS	PPS	I	ST	UART5 Receive
U5TX ⁽³⁾	_	PPS	PPS	0	_	UART5 Transmit
SCK1	35 ⁽¹⁾ , 50 ⁽²⁾	55 ⁽¹⁾ , 70 ⁽²⁾	B30 ⁽¹⁾ , B38 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for SPI1
SDI1	PPS	PPS	PPS	0	_	SPI1 Data In
SDO1	PPS	PPS	PPS	I/O	ST	SPI1 Data Out
SS1	PPS	PPS	PPS	I/O	_	SPI1 Slave Synchronization for Frame Pulse I/O
SCK2	4	10	A7	I/O	ST	Synchronous Serial Clock Input/Output for SPI2
SDI2	PPS	PPS	PPS	0		SPI2 Data In
SDO2	PPS	PPS	PPS	I/O	ST	SPI2 Data Out
SS2	PPS	PPS	PPS	I/O	_	SPI2 Slave Synchronization for Frame Pulse I/O
SCL1	37 ⁽¹⁾ , 44 ⁽²⁾	57 ⁽¹⁾ , 66 ⁽²⁾	B31 ⁽¹⁾ , B36 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for I2C1
SDA1	36 ⁽¹⁾ , 43 ⁽²⁾	56 ⁽¹⁾ , 67 ⁽²⁾	A38 ⁽¹⁾ , A44 ⁽²⁾	I/O	ST	Synchronous Serial Data Input/Output for I2C1
SCL2	32	58	A39	I/O	ST	Synchronous Serial Clock Input/Output for I2C2
SDA2	31	59	B32	I/O	ST	Synchronous Serial Data Input/Output for I2C2
TMS	23	17	В9	Ī	ST	JTAG Test Mode Select Pin
TCK	27	38	A26	ı	ST	JTAG Test Clock Input Pin
TDI	28	60	A40	ı	_	JTAG Test Clock Input Pin
TDO	24	61	B33	0	_	JTAG Test Clock Output Pin
RTCC	42	68	B37	0	_	Real-Time Clock Alarm Output
Legend:			tible input or ou			nalog = Analog input P = Power

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer Note 1: This pin is only available on devices without a USB module.

O = Output

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

I = Input

REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R	R	R	R	R	R	R	R				
31.24	BMXDRMSZ<31:24>											
22.40	R	R	R	R	R	R	R	R				
23:16	BMXDRMSZ<23:16>											
45.0	R	R	R	R	R	R	R	R				
15:8	BMXDRMSZ<15:8>											
7.0	R	R	R	R	R	R	R	R				
7:0				BMXDR	MSZ<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes:

0x00004000 = Device has 16 KB RAM 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM

0x00020000 = Device has 128 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	_	_	-	_	_	_	_	_				
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	— — — BMXPUPBA<19:16>											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0				
15:8		BMXPUPBA<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0				BMXPU	PBA<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits

Value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	HVDR	_	_	_	_	_
23:16	U-0	U-0						
23.10	_	_	_	_	-	-	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0
13.6	_	_	_	_	-	-	CMR	VREGS
7:0	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
7.0	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾

Legend:HS = Set by hardwareR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29 HVDR: High Voltage Detect Reset Flag bit

1 = High Voltage Detect (HVD) Reset has occurred

0 = HVD Reset has not occurred

bit 28-10 Unimplemented: Read as '0'

bit 9 **CMR:** Configuration Mismatch Reset Flag bit

1 = Configuration mismatch Reset has occurred

0 = Configuration mismatch Reset has not occurred

bit 8 **VREGS:** Voltage Regulator Standby Enable bit

1 = Regulator is enabled and is on during Sleep mode

0 = Regulator is set to Stand-by Tracking mode

bit 7 **EXTR:** External Reset (MCLR) Pin Flag bit

1 = Master Clear (pin) Reset has occurred

0 = Master Clear (pin) Reset has not occurred

bit 6 **SWR:** Software Reset Flag bit

1 = Software Reset was executed

0 = Software Reset as not executed

bit 5 Unimplemented: Read as '0'

bit 4 WDTO: Watchdog Timer Time-out Flag bit

1 = WDT Time-out has occurred

0 = WDT Time-out has not occurred

bit 3 SLEEP: Wake From Sleep Flag bit

1 = Device was in Sleep mode

0 = Device was not in Sleep mode

bit 2 **IDLE:** Wake From Idle Flag bit

1 = Device was in Idle mode

0 = Device was not in Idle mode

bit 1 **BOR:** Brown-out Reset Flag bit⁽¹⁾

1 = Brown-out Reset has occurred

0 = Brown-out Reset has not occurred

bit 0 **POR:** Power-on Reset Flag bit⁽¹⁾

1 = Power-on Reset has occurred

0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view next detection.

9.2 Control Registers

TABLE 9-1: PREFETCH REGISTER MAP

	LE 9-1.		VELFIC		O 1 E 1 1 11	17 11													
SS										Bit	s								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	CHECON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	CHECOH	0000
+000	CITLOON	15:0		_	_	_	_	_	DCSZ	Z<1:0>	ı	_	PREFE	N<1:0>	_	P	FMWS<2:0)>	0007
4010	CHEACC ⁽¹⁾		CHEWEN	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_		_	_	_	_	_	_	-	_	_	_		CHEID	X<3:0>		00xx
4020	CHETAG ⁽¹⁾		LTAGBOOT		_	_	_			_				LTAG<			T . = . = =		xxx0
		15:0						LTAG<	15:4>			1			LVALID	LLOCK	LTYPE		xxx2
4030	CHEMSK ⁽¹⁾	31:16	_	_	_	_		— ************************************	_	_	_	_	_	_	_	_	_		0000
							LN	//ASK<15:5	>						_	_	_		xxxx
4040	CHEW0	31:16 15:0								CHEW0	<31:0>								XXXX
		31:16																	xxxx
4050	CHEW1	15:0								CHEW1	<31:0>								XXXX
		31:16																	xxxx
4060	CHEW2	15:0								CHEW2	<31:0>								xxxx
		31:16																	xxxx
4070	CHEW3	15:0								CHEW3	<31:0>								xxxx
4000	CUEL DU	31:16	_	_	_	_	_	_	_				CH	IELRU<24:1	6>				0000
4080	CHELRU	15:0	•			•	•	•	•	CHELRU	<15:0>								0000
4090	CHEHIT	31:16								CHEHIT	<31·0>								xxxx
4090	CHEITH	15:0								CHEHII	~ 51.0 <i>></i>								xxxx
40A0	CHEMIS	31:16								CHEMIS	<31:0>								xxxx
		15:0																	xxxx
40C0	CHEPFABT	31:16								CHEPFAE	T<31:0>								XXXX
Legen	d	15:0	n value on Re		ınimnlaman	tod road a	a 'o' Basat	values are	ahaun in h	ovadocimal									XXXX

PIC32MX330/350/370/430/450/470

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 9-8: CHEW3: CACHE WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
31.24	CHEW3<31:24>										
22:46	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16	CHEW3<23:16>										
15.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8	CHEW3<15:8>										
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
7:0				CHEW3	<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW3<31:0>:** Word 3 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

Note: This register is a window into the cache data array and is readable only if the device is not code-protected.

REGISTER 9-9: CHELRU: CACHE LRU REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0			
31.24	-	_	_	_	-	_	-	CHELRU<24>			
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
23.10	CHELRU<23:16>										
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	CHELRU<15:8>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7.0				CHELF	RU<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 Unimplemented: Write '0'; ignore read

bit 24-0 CHELRU<24:0>: Cache Least Recently Used State Encoding bits

Indicates the pseudo-LRU state of the cache.

REGISTER 11-16: U1SOF: USB SOF THRESHOLD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_	_	_	_	-	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_	_	_	_	-	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				CNT	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: SOF Threshold Value bits

> Typical values of the threshold are: 01001010 = 64-byte packet 00101010 = 32-byte packet 00011010 = 16-byte packet

00010010 = 8-byte packet

REGISTER 11-17: U1BDTP1: USB BDT PAGE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	-	_	-	_	-	_	-	_				
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	_	_	_	_	_	_	_	_				
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15.6	-	_	-	_	-	_	-	_				
7:0	R/W-0	R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0									
7.0			BDTPTRL<15:9>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-1 BDTPTRL<15:9>: BDT Base Address bits

> This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

bit 0 Unimplemented: Read as '0'

12.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only options.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include $\rm I^2C$ among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

12.3.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

12.3.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table 12-1, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-1.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX




TABLE 12-5: PORTC REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY

w																			
es:		ø								Bits									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6210	TRISC	31:16	_		_		I	_	_	_	_	_	_	_	_	_	_	_	0000
0210	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	1	_	_	_			_	TRISC4	TRISC3	TRISC2	TRISC1	_	xxxx
6220	PORTC	31:16	_	1	_	1	I	_	_	_			_	_	_	-		_	0000
0220	FORTO	15:0	RC15	RC14	RC13	RC12	I	_	_	_			_	RC4	RC3	RC2	RC1	_	xxxx
6230	LATC	31:16	_	1	_	1	I	_	_	_			_	_	_			_	0000
0230	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	I	_	_	_			_	LATC4	LATC3	LATC2	LATC1	_	xxxx
6240	ODCC	31:16	_	1	_	1	I	_	_	_			_	_	_			_	0000
0240	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	-	_		_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	xxxx
6250	CNPUC	31:16	_	1	_	1	I	_	_	_			_	_	_			_	0000
0230	CINFOC	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	I	_	_	_			_	CNPUC4	CNPUC3	CNPUC2	CNPUC1	_	xxxx
6260	CNPDC	31:16	_	1	_	1	I	_	_	_			_	_	_			_	0000
0200	CINFDC	15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	I	_	_	_			_	CNPDC4	CNPDC3	CNPDC2	CNPDC1	_	xxxx
6270	CNCONC	31:16	_	-	_		-	_	_	_	_	_	_	_	_	_	_	_	0000
0270	CNCONC	15:0	ON	1	SIDL	1	I	_	_	_			_	_	_			_	0000
6280	CNENC	31:16	_	1		1	I	_	_	_			_	_	_			_	0000
0200	CINLING	15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	_	_	_	_	_	_	_	CNIEC4	CNIEC3	CNIEC2	CNIEC1	_	xxxx
6200	CNSTATC	31:16	_		_		1	_	_	_	_	_	_	_	_	_	_	_	0000
0290	CINGIAIC	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	_	_	_	_	_	_	_	CNSTATC4	CNSTATC3	CNSTATC2	CNSTATC1	_	xxxx

Legend

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 12-13: PORTF REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, AND PIC32MX370F512H DEVICES ONLY

ess				Bits															
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_	1	_		_	_	1	ı	l	_	_						0000
0010	114101	15:0	_		_	_	_	_		_	_	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	xxxx
6520	PORTF	31:16			_	_	_	_				_	_	_	_	_	_	_	0000
	. 0	15:0	_	-	_	_	_	_	-	-	-	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	LATF	31:16	_	-	_	_	_	_	-	-	-	_	_	_	_	_	_	_	0000
	1	15:0	_	-	_	_	_	_	-	-	-	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	ODCF	31:16	_	-	_	_	_	_	-	-	-	_	_	_	_	_	_	_	0000
	020.	15:0	_	-	_	_	_	_	-	-	-	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	xxxx
6550	CNPUF	31:16	_	-	_	_	_	_	-	-	-	_	_	_	_	_	_	_	0000
	0.1. 0.	15:0	_	-	_	_	_	_	-	-	-	CNPUF6	CNPUF5	CNPUF4	CNPUF3	CNPUF2	CNPUF1	CNPUF0	xxxx
6560	CNPDF	31:16	_	-	_	_	_	_	-	-	-	_	_	_	_	_	_	_	0000
		15:0	_	-	_	_	_	_	-	-	-	CNPDF6	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	xxxx
6570	CNCONF	31:16	_	-	_	_	_	_	-	-	-	_	_	_	_	_	_	_	0000
00.0	0.10011.	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6580	CNENF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	ONLIN	15:0	_	_	_	_	_	_	_	_	_	_	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6590	CNSTATF	15:0	_	-	_	-	_	_	-	-	1	_	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	xxxx

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 12-18: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

Virtual Address (BF80_#)	Register Name	Bit Range							Bits										
>		Bit F	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FC14 RP	PE5R	31:16	_		_				_			_				_			0000
1014 KF	IFLOR	15:0	_		_	_	-	_	_	_	_	_	_	_		RPE5	<3:0>		0000
FC20 RP	PE8R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 020 KF	IF LOIK.	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPE8	<3:0>		0000
FC24 RP	PE9R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1024 10	II LOIV	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPE9	<3:0>		0000
FC40 RP	PF0R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1040 10	11 010	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF0	<3:0>		0000
FC44 RP	PF1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1044 KF	IFI IIX	15:0	_	_	_	_	_		_	_		_		_		RPF1	<3:0>		0000
FC48 RP	PF2R ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1040 10	11 21(15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF2	<3:0>		0000
FC4C RP	PF3R ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 040 11	ar r orc	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF3	<3:0>		0000
FC50 RP	PF4R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 030 111	11 711	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF4	<3:0>		0000
FC54 RP	PF5R	31:16	_	_	_	_	_		_	_		_		_	_	_	_	_	0000
1 004 111	11 010	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF5	<3:0>		0000
FC58 RP	PF6R ⁽²⁾	31:16	_	_	_	_	_		_	_		_		_	_	_	_	_	0000
1 030 111	ar rock.	15:0	_	_	_	_	_		_	_		_		_		RPF6	<3:0>		0000
FC60 RP	PF8R ⁽¹⁾	31:16	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	0000
1 C00 KF	TI OK,	15:0	_	_	_	_	_		_	_		_		_		RPF8	<3:0>		0000
FC70 RP	PF12R ⁽¹⁾	31:16	_	_	_	_	_		_	_		_		_	_	_	_	_	0000
1070 10	11 1211	15:0	_	_	_	_	-	_	_	_	_	_	_	_		RPF12	2<3:0>		0000
FC74 RP	PF13R ⁽¹⁾	31:16	_	_	_	_	_		_	_		_		_	_	_	_	_	0000
1074 10	11 1010	15:0	_	_	_	_	_		_	_		_		_		RPF13	3<3:0>		0000
FC80 RP	PG0R ⁽¹⁾	31:16	_		_	_	-	_	_	_	_	_	_	_	_	_	_	-	0000
1 C00 KF	r Gur.	15:0	_	_	_	_	_		_	_		_		_		RPG0	<3:0>		0000
FC84 RP	PG1R ⁽¹⁾	31:16	_	-	_	_	-	_	_	_	_	_	_	_	_	_	_	_	0000
1 004 RF	a GIK.	15:0	_	_	_	_	-	_	_	_		_	_	-		RPG1	<3:0>		0000
ECOO DE	DCSD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
FC98 RP	PG6R	15:0	_	_		_	_	_		_				_		RPG6	<3:0>		0000
ECOC DE	DC7D	31:16	_		_	_		_	_	_	_	_	_	_	_	_	_		0000
FC9C RP	PG7R	15:0	_	-	_	_	_	_	_	_	_	_	_	_		RPG7	<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

^{2:} This register is only available on devices without a USB module.

^{3:} This register is not available on 64-pin devices with a USB module.

Ō
ഗ
Ō
9
\approx
\preceq
\rightarrow
∞
2
Ţ
റ്
ŭ
g
ወ
N
ö
7

TABLE 20-1:	UART1 THROUGH UART5 REGISTER MAP (CONTINUED)	١
		j

ess (9								Bi	ts								s
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6440	U3BRG ⁽¹⁾	31:16	_	_	_	_	_	-	1	_	_	_	_	-	_	_	_	_	0000
0.10	002.10	15:0							Bau	d Rate Gene	erator Pres	caler						•	0000
6600	U4MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OIMODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6610	U4STA ⁽¹⁾	31:16	_	ADM_EN ADDR<7:0> 0000															
0010	010171	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6620	U4TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	OTIVINEO	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
6630	U4RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OHIVITEO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
6640	U4BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0040	ОЧЫКО	15:0							Bau	d Rate Gene	erator Pres	caler							0000
6800	U5MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
0000	OOWIODL	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6810	U5STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDR	R<7:0>				0000
0010	000171	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6820	U5TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	SUIVILLA	15:0	_	_	_	_	_		_	TX8				Transmit	Register				0000
6830	U5RXREG	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
0000	CONTRICT	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
6840	U5BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00-0	CODING. /	15:0		Baud Rate Generator Prescaler 0000															

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

REGISTER 21-2: PMMODE: PARALLEL PORT MODE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	-	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	-	_
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	E<1:0>
7.0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	7:0 WAITB<1:0> ⁽¹⁾			WAITM	WAITE<1:0> ⁽¹⁾			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **BUSY:** Busy bit (Master mode only)

1 = Port is busy

0 = Port is not busy

bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

- 11 = Reserved, do not use
- 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
- 01 = Interrupt generated at the end of the read/write cycle
- 00 = No Interrupt generated
- bit 12-11 INCM<1:0>: Increment Mode bits
 - 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
 - 10 = Decrement ADDR<15:0> by 1 every read/write cycle⁽²⁾
 - 01 = Increment ADDR<15:0> by 1 every read/write cycle(2)
 - 00 = No increment or decrement of address
- bit 10 MODE16: 8/16-bit Mode bit
 - 1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer
 - 0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, PMD<7:0> and PMD<8:15>(3))
 - 10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS and PMD<7:0>)
- bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits(1)
 - 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
 - 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
 - 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
 - 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
 - **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPB cycle for a write operation; WAITB = 1 TPB cycle, WAITE = 0 TPB cycles for a read operation.
 - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
 - 3: These pins are active when MODE16 = 1 (16-bit mode).

27.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 27-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TABLE 27-1: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
СТМИ	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
I2C1	I2C1MD	PMD5<16>
I2C2	I2C2MD	PMD5<17>
USB ⁽²⁾	USBMD	PMD5<24>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX330/350/370/430/450/470 Controller Family Features" for the lists of available peripherals.

^{2:} Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

'0' = Bit is cleared

x = Bit is unknown

REGISTER 28-6: DEVID: DEVICE AND REVISION ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R	R	R	R	R	R	R	R			
31:24		VER<	<3:0> ⁽¹⁾		DEVID<27:24> ⁽¹⁾						
00.40	R	R	R	R	R	R	R	R			
23:16				DEVID<2	23:16> ⁽¹⁾						
45.0	R	R	R	R	R	R	R	R			
15:8				DEVID<	15:8> ⁽¹⁾						
7.0	R	R	R	R	R	R	R	R			
7:0				DEVID<)<7:0>(1)						

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

'1' = Bit is set

bit 31-28 **VER<3:0>:** Revision Identifier bits⁽¹⁾

bit 27-0 **DEVID<27:0>:** Device ID⁽¹⁾

-n = Value at POR

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

IABLE 31-7	. 20				onditions: 2.3V to 3.6V (unless otherwise stated)					
DC CHARAG	CTERIST	rics			$0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp					
Param. No.	Typ. ⁽²⁾	Max.	Units		Conditions					
PIC32MX330										
Power-Dow			lote 1)							
DC40k	20	55	μ A	-40°C						
DC40I	38	55	μА	+25°C						
DC40n	128	167	μ A	+85°C	Base Power-Down Current					
DC40m	261	419	μA	+105°C						
PIC32MX43	0 Device	s Only	Į.		,					
Power-Dow	n Curren	nt (IPD) (N	lote 1)							
DC40k	12	28	μА	-40°C						
DC40I	21	28	μΑ	+25°C	Base Power-Down Current					
DC40n	128	167	μΑ	+85°C	Base Fower-Down Current					
DC40m	261	419	μΑ	+105°C						
PIC32MX35	0F128 D	evices O	nly							
Power-Dow	n Curren	nt (IPD) (N	lote 1)							
DC40k	31	70	μΑ	-40°C						
DC40I	45	70	μΑ	+25°C	Base Power-Down Current					
DC40n	175	280	μΑ	+85°C	Base I ower Bown outlent					
DC40m	415	600	μA	+105°C						
PIC32MX45	0F128 D	evices O	nly							
Power-Dow	n Curren	nt (IPD) (N	lote 1)							
DC40k	19	35	μΑ	-40°C						
DC40I	28	35	μΑ	+25°C	Base Power-Down Current					
DC40n	175	280	μΑ	+85°C	200 . 5.10. 2011. 5011.					
DC40m	415	600	μΑ	+105°C						

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial devices only (0°C to +70°C).

TABLE 31-14: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ for Commercial $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage		±7.5	±25	mV	AVDD = VDD, AVSS = VSS
D301	VICM	Input Common Mode Voltage	0	_	VDD	V	AVDD = VDD, AVSS = VSS (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max VICM = (VDD - 1)V (Note 2)
D303	TRESP	Response Time	_	150	400	ns	AVDD = VDD, AVSS = VSS (Notes 1,2)
D304	ON2ov	Comparator Enabled to Output Valid	_	_	10	μЅ	Comparator module is configured before setting the comparator ON bit (Note 2)
D305	IVREF	Internal Voltage Reference	1.14	1.2	1.26	V	_

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

^{2:} These parameters are characterized but not tested.

^{3:} Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

FIGURE 31-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)




FIGURE 31-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)

