

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M4K™
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	81
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 3.6V
Data Converters	A/D 28x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mx450f256l-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW


Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This document contains device-specific information for PIC32MX330/350/370/430/450/470 devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX330/350/ 370/430/450/470 family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: PIC32MX330/350/370/430/450/470 BLOCK DIAGRAM



REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits⁽¹⁾
 - 1111 = Reserved; do not use
 - 1001 = Reserved; do not use 1000 = REFCLKI 0111 = System PLL output 0110 = USB PLL output 0101 = Sosc 0100 = LPRC 0011 = FRC 0010 = POSC 0001 = PBCLK 0000 = SYSCLK
- **Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
 - 2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

PIC32MX330/350/370/430/450/470

ILCIOID IL								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	—	—	-	—	-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	-	—	—	—	—	-
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	0N ⁽¹⁾	—		SUSPEND	DMABUSY ⁽¹⁾		_	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: DMA On bit⁽¹⁾
 - 1 = DMA module is enabled
 - 0 = DMA module is disabled
- bit 14-13 **Unimplemented:** Read as '0'
- bit 12 **SUSPEND:** DMA Suspend bit
 - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
 - 0 = DMA operates normally

bit 11 DMABUSY: DMA Module Busy bit⁽¹⁾

- 1 = DMA module is active
- 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

bit 4 **CHDHIF:** Channel Destination Half Full Interrupt Flag bit

- 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
- 0 = No interrupt is pending
- bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
 - 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
 - 0 = No interrupt is pending
- bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
 - 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
 - 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
 - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
 - 0 = No interrupt is pending
- bit 0 CHERIF: Channel Address Error Interrupt Flag bit
 - 1 = A channel address error has been detected
 - Either the source or the destination address is invalid.
 - 0 = No interrupt is pending

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	-		_			—
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHSPTR	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHSPTF	8<7:0>			

REGISTER 10-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

00000000000000000000 = Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	—	_	_		—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	_	—	_	—	—
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHDPTR	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHDPTF	R<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Unimplemented: Read as '0'
-----------	-----------------------------------

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

1111111111111111 = Points to byte 65,535 of the destination

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31:24		—	—	—		—	—	—
23:16	U-0	U-0						
23.10			_	_	_	_	_	—
15:8	U-0	U-0						
10.0	_	_	_	_		_	_	—
	R/W-0	R/W-0						
7:0	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE ⁽¹⁾ EOFEE ⁽²⁾	PIDEE

REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7	BTSEE: Bit Stuff Error Interrupt Enable bit

- 1 = BTSEF interrupt is enabled
- 0 = BTSEF interrupt is disabled
- bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit
 - 1 = BMXEF interrupt is enabled
 - 0 = BMXEF interrupt is disabled
- bit 5 **DMAEE:** DMA Error Interrupt Enable bit
 - 1 = DMAEF interrupt is enabled
 - 0 = DMAEF interrupt is disabled
- bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
 - 1 = BTOEF interrupt is enabled
 - 0 = BTOEF interrupt is disabled
- bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit
 - 1 = DFN8EF interrupt is enabled
 - 0 = DFN8EF interrupt is disabled
- bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
 - 1 = CRC16EF interrupt is enabled
 - 0 = CRC16EF interrupt is disabled
- bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit⁽¹⁾
 - 1 = CRC5EF interrupt is enabled
 - 0 = CRC5EF interrupt is disabled
 - EOFEE: EOF Error Interrupt Enable bit⁽²⁾
 - 1 = EOF interrupt is enabled
 - 0 = EOF interrupt is disabled
- bit 0 PIDEE: PID Check Failure Interrupt Enable bit
 - 1 = PIDEF interrupt is enabled
 - 0 = PIDEF interrupt is disabled

Note 1: Device mode.

2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

PIC32MX330/350/370/430/450/470

16.1 Control Register

REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
01.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_		—	—		—	
15:8	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
	ON ⁽¹⁾	—	SIDL	—	—	—	FEDGE	C32
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
Legend:								
R = Readabl	e hit		W = Writable	e hit	U = Unimpl	emented bit		
	e at POR: ('0',	'1' x = unkno			P = Program		r = Reserve	d hit
		1 , X – unkno			i – i logiai			
bit 31-16	Unimplemer	nted: Read as	s '0'					
bit 15	-)				
	•	ON : Input Capture Module Enable bit ⁽¹⁾						
	1 = Module is	s enabled						
	1 = Module is 0 = Disable a		ule, disable c	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior
bit 14		ind reset mod		clocks, disabl	e interrupt ge	eneration and	allow SFR n	nodificatior
	0 = Disable a	ind reset mod nted: Read as	; '0'	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior
	0 = Disable a Unimplemer	nd reset mod nted: Read as n Idle Control	sʻ0' bit	clocks, disable	e interrupt ge	eneration and	allow SFR n	nodificatior
	0 = Disable a Unimplemen SIDL: Stop in	nd reset mod nted: Read as n Idle Control PU Idle mode	sʻ0' bit		e interrupt ge	eneration and	allow SFR n	nodificatior
bit 13	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl	nd reset mod nted: Read as I Idle Control PU Idle mode to operate in	bit CPU Idle mo		e interrupt ge	eneration and	allow SFR n	nodificatior
bit 14 bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue	nd reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as	s '0' bit CPU Idle mo s '0'	ode				nodification
bit 13 bit 12-10	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen	Ind reset mod Inted: Read as In Idle Control PU Idle mode to operate in Inted: Read as t Capture Edge rising edge fin	s 'o' bit CPU Idle mo s 'o' ge Select bit (st	ode				nodification
bit 13 bit 12-10	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n	nd reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling edge fin	s '0' bit CPU Idle mo s '0' ge Select bit (st rst	ode				nodification
bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim	Ind reset mod Inted: Read as In Idle Control PU Idle mode to operate in Inted: Read as t Capture Edge rising edge fin falling edge fin Capture Select ier resource co	s '0' bit CPU Idle mo s '0' ge Select bit o st rst t bit apture	ode				nodification
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	nd reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fir falling edge fir capture Selec her resource o her resource o	s '0' bit CPU Idle mo s '0' ge Select bit (st st st t bit sapture sapture	ode (only used in	mode 6, ICN	1<2:0> = 110)	nodification
bit 13 bit 12-10 bit 9	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture 1 0 = Capture 1 C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	and reset mod nted: Read as a Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling edge fin capture Select her resource co er Select bit (E	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture Does not affe	ode (only used in ct timer selec	mode 6, ICN	1<2:0> = 110)	nodification
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select her resource of her resource of the counter s	s '0' bit CPU Idle mo s '0' ge Select bit o st st t bit capture coes not affe source for cap	ode (only used in ct timer selec pture	mode 6, ICN	1<2:0> = 110)	nodification
bit 13 bit 12-10 bit 9 bit 8	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n 0 = Capture n 0 = Capture n 0 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling edge fin Capture Select her resource co ter resource co ter Select bit (E the counter s the counter s	s '0' bit CPU Idle mo s '0' ge Select bit o st st t bit apture apture Does not affe source for cal source for cal	ode (only used in ct timer selec pture	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplemen SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplemen FEDGE: Firs 1 = Capture n 0 = Capture n C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edg rising edge fin falling edge fin Capture Select the resource of the counter se the counter	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for cap source for cap l bits urth capture	ode (only used in ct timer selec pture pture event	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interrup 10 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select ther resource co the counter so the counter	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit capture cource for cap source for cap source for cap source for cap urth capture e	ode (only used in ct timer selec pture pture event vent	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Interrup 10 = Interrup 01 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select ther resource of the counter se the counter	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit capture cource for cap source for cap source for cap urth capture e cond capture	ode (only used in ct timer selec pture pture event vent	mode 6, ICN	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is 1 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling edge fin Capture Select the resource of the counter se the counter set the coun	s '0' bit CPU Idle mo s '0' ge Select bit o st rst t bit apture cource for ca source for	ode (only used in ct timer selec pture pture event vent e event	mode 6, ICM	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture for 0 = Capture for C32: 32-bit Cl 1 = 32-bit time 0 = 16-bit time 0 = Timer3 is 1 = Timer2 is 1 = Interrup 10 = Interrup 0 = Interrup 0 = Interrup 1 = Interrup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin falling e	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture coorce for cal source for	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o	mode 6, ICM	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture of 0 = Capture of C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is 1 = Interrup 10 = Interrup 00 = Interrup 00 = Interrup	and reset mod nted: Read as n Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fin Capture Select the counter select the counter select the counter select bit (E the counter select bit (E	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit apture apture Source for cal source for cal for capture event flow Status F has occurred	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o	mode 6, ICM	1<2:0> = 110)	nodificatior
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	0 = Disable a Unimplement SIDL: Stop in 1 = Halt in Cl 0 = Continue Unimplement FEDGE: Firs 1 = Capture f 0 = Capture f C32: 32-bit Cl 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICl<1:0>: Inter 10 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup	and reset mod nted: Read as in Idle Control PU Idle mode to operate in nted: Read as t Capture Edge rising edge fir capture Select the resource of the counter se the counter set the count	s '0' bit CPU Idle mo s '0' ge Select bit (st rst t bit rapture cource for cal source for cal s	ode (only used in ct timer selec pture pture event vent e event lag bit (read-o d urred	mode 6, ICM tion when C	1<2:0> = 110)	nodification

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 16-1: ICXCON: INPUT CAPTURE 'X' CONTROL REGISTER (CONTINUED)

- bit 2-0 ICM<2:0>: Input Capture Mode Select bits
 - 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
 - 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
 - 101 = Prescaled Capture Event mode every sixteenth rising edge
 - 100 = Prescaled Capture Event mode every fourth rising edge
 - 011 = Simple Capture Event mode every rising edge
 - 010 = Simple Capture Event mode every falling edge
 - 001 = Edge Detect mode every edge (rising and falling)
 - 000 = Input Capture module is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

18.1 Control Registers

TABLE 18-1: SPI2 AND SPI2 REGISTER MAP

ess		6								Bit	s								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5800	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:0)>	MCLKSEL					_	SPIFE	ENHBUF	0000
3800	SFILCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	EL<1:0>	SRXISE	EL<1:0>	0000
5910	SPI1STAT	31:16	—	—	_		RXE	BUFELM<4:	0>						TXI	BUFELM<4	:0>		0000
5610		15:0	—	—	—	FRMERR	SPIBUSY	—	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	—	SPITBF	SPIRBF	19EB
5820	SPI1BUF	31:16								ΠΔΤΔΖ	31.0>								0000
5620		15:0	DATA<31:0>											0000					
5830	SPI1BRG	31:16	_	—	—		—	—	—	_	—	—	—	—	—	—	—	—	0000
5650		15:0	—	— — — — — — BRG<8:0>									0000						
		31:16	—	—	—	_	—	—	_	_	_	-	-	_	—	—	—	-	0000
5840	SPI1CON2	15:0	SPI SGNEXT	-	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	—	—	—	AUD MONO	—	AUDMC)D<1:0>	0000
5400	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:0)>	MCLKSEL	_	_	—	_	_	SPIFE	ENHBUF	0000
5A00	SPIZCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	EL<1:0>	SRXISE	EL<1:0>	0000
5440	RXBUFELM<4:0>								TXI	BUFELM<4	:0>		0000						
5A10	SPI2STAT	15:0	—	—	_	FRMERR	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE		SPITBE	_	SPITBF	SPIRBF	19EB
5400	SPI2BUF	31:16								DATA<	21.0								0000
5A20	SFIZDUF	15:0								DATAS	31.0~								0000
5A30	SPI2BRG	31:16	—	—	_		_	_	_							_	_		0000
5A30	JF IZDRG	15:0		—	—	_	_	—	_					BRG<8:0>					0000
		31:16	—	—	_		_	_	_							_	_		0000
5A40	SPI2CON2	15:0	SPI SGNEXT	—	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	—	AUDMC)D<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

19.0 INTER-INTEGRATED CIRCUIT (I²C)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit (I²C)" (DS60001116), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/ pic32). The I²C module provides complete hardware support for both Slave and Multi-Master modes of the I²C serial communication standard. Figure 19-1 illustrates the I²C module block diagram.

Each I^2C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I²C module offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and arbitrates accordingly
- · Provides support for address bit masking

Control Registers 19.1

TABLE 19-1: I2C1 AND I2C2 REGISTER MAP

ess		Bit Range		Bits															
Virtual Address (BF80_#)	(BF80_#) Register Name ⁽¹⁾		31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	I2C1CON	31:16 15:0	— ON	-	— SIDL	— SCLREL	— STRICT	— A10M	— DISSLW	— SMEN	— GCEN	— STREN	— ACKDT	— ACKEN	— RCEN	— PEN	— RSEN	— SEN	0000 BFFF
5010	0 I2C1STAT	31:16	_	—		—	—		—	_	_	_	—	—		—	—		0000
5010	120131AI	15:0	ACKSTAT	TRSTAT	_	—	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
5020	I2C1ADD	31:16	_	_	-	_	-		_	_	_	—	_	_	-	_	_	-	0000
5020	120 TADD	15:0	—	—		—	_						Address	Register					0000
5030	030 I2C1MSK	31:16	—	—	_	—	—	—	—	—	_	—	—	—	—	—	—	—	0000
	120111011	15:0	_	—	_	—	—	_					Address Ma	ask Register					0000
5040	I2C1BRG	31:16	—	_					—	—	_	—	—	—	—	—	—	—	0000
		15:0	—	—	—						Bau	ud Rate Ger	erator Reg	ister					0000
5050	I2C1TRN	31:16	_	_	_	_	—	_	—	_	_	—	—	_		_	—	_	0000
	15:0 — — — — — — — — — Iransmit Register									0000									
5060	I2C1RCV	31:16	_	_			_		—	_	—	—					—	_	0000
		15:0											0000						
5100	I2C2CON	31:16	-	_	-			—	—	-	-			-	-	-	-	-	0000
		15:0 31:16	ON —		SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	BFFF
5110	I2C2STAT		— ACKSTAT	— TRSTAT				BCL	GCSTAT	ADD10	IWCOL	I2COV	D A	 P		R W	 RBF	TBF	0000
		31:16						BCL	GCSTAT	ADD10	IWCOL	12000	A		3	<u> </u>			0000
5120	I2C2ADD	15:0	_										Address	Register					0000
		31:16	_	_		_	_		_	_	_	_	_		_		_	_	0000
5130	I2C2MSK	15:0	_	_		_	_						Address Ma	ı ask Register					0000
		31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5140	I2C2BRG	15:0	_	_	_	_					Bau	ud Rate Ger	erator Reg	ister					0000
5450		31:16	_	_	_	_	—	_	_	_	_	_	_	—	_	—	—	_	0000
5150	I2C2TRN	15:0	_	_		_	_		_	_				Transmit	Register				0000
5160	I2C2RCV	31:16	_	_	_	_	—	_	_	_	_			—			_	_	0000
0100		15:0	_	_	_	_	_	_	_	_				Receive	Register				0000

All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Note 1:

REGISTE	ER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)
bit 8	 TRMT: Transmit Shift Register is Empty bit (read-only) 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bit 11 = Reserved; do not use 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full (i.e., has 6 or more data characters) 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full (i.e., has 4 or more data characters) 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
bit 5	 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received
bit 3	 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected
bit 2	 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit.
	This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state.
	1 = Receive buffer has overflowed0 = Receive buffer has not overflowed

- bit 0 URXDA: Receive Buffer Data Available bit (read-only)
 - 1 = Receive buffer has data, at least one more character can be read
 - 0 = Receive buffer is empty


NOTES:

23.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32). The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 1 Msps conversion speed
- · Up to 28 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 23-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



4: This selection is only used with CTMU capacitive and time measurement.

24.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer Section 19. to "Comparator" (DS60001110), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Analog Comparator module contains two comparators that can be configured in a variety of ways.

The following are key features of this module:

- · Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be Inverted
- Selectable interrupt generation

A block diagram of the comparator module is provided in Figure 24-1.




FIGURE 24-1: COMPARATOR BLOCK DIAGRAM

NOTES:

REGISTER 26-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

- bit 10 EDGSEQEN: Edge Sequence Enable bit 1 = Edge 1 must occur before Edge 2 can occur 0 = No edge sequence is needed bit 9 **IDISSEN:** Analog Current Source Control bit⁽²⁾ 1 = Analog current source output is grounded 0 = Analog current source output is not grounded CTTRIG: Trigger Control bit bit 8 1 = Trigger output is enabled 0 = Trigger output is disabled bit 7-2 ITRIM<5:0>: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110 000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG<1:0> 1111111 = Minimum negative change from nominal current 100010 100001 = Maximum negative change from nominal current IRNG<1:0>: Current Range Select bits⁽³⁾ bit 1-0 11 = 100 times base current 10 = 10 times base current 01 = Base current level 00 = 1000 times base current⁽⁴⁾
- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 31-42) in Section 31.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

27.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid. To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 27-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TABLE 27-1:	PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location				
ADC1	AD1MD	PMD1<0>				
СТМИ	CTMUMD	PMD1<8>				
Comparator Voltage Reference	CVRMD	PMD1<12>				
Comparator 1	CMP1MD	PMD2<0>				
Comparator 2	CMP2MD	PMD2<1>				
Input Capture 1	IC1MD	PMD3<0>				
Input Capture 2	IC2MD	PMD3<1>				
Input Capture 3	IC3MD	PMD3<2>				
Input Capture 4	IC4MD	PMD3<3>				
Input Capture 5	IC5MD	PMD3<4>				
Output Compare 1	OC1MD	PMD3<16>				
Output Compare 2	OC2MD	PMD3<17>				
Output Compare 3	OC3MD	PMD3<18>				
Output Compare 4	OC4MD	PMD3<19>				
Output Compare 5	OC5MD	PMD3<20>				
Timer1	T1MD	PMD4<0>				
Timer2	T2MD	PMD4<1>				
Timer3	T3MD	PMD4<2>				
Timer4	T4MD	PMD4<3>				
Timer5	T5MD	PMD4<4>				
UART1	U1MD	PMD5<0>				
UART2	U2MD	PMD5<1>				
UART3	U3MD	PMD5<2>				
UART4	U4MD	PMD5<3>				
UART5	U5MD	PMD5<4>				
SPI1	SPI1MD	PMD5<8>				
SPI2	SPI2MD	PMD5<9>				
2C1	I2C1MD	PMD5<16>				
2C2	I2C2MD	PMD5<17>				
USB ⁽²⁾	USBMD	PMD5<24>				
RTCC	RTCCMD	PMD6<0>				
Reference Clock Output	REFOMD	PMD6<1>				
PMP	PMPMD	PMD6<16>				

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX330/350/ 370/430/450/470 Controller Family Features" for the lists of available peripherals.

2: Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

DC CHARAG		ICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp								
Param. No.	Тур. ⁽²⁾	Max.	Units	Jnits Conditions								
PIC32MX350)F256 De	evices O	nly									
Power-Down	n Curren	nt (IPD) (N	lote 1)									
DC40k	38	80	μA	-40°C								
DC40I	C40I 57 80		μΑ	+25°C	Base Power-Down Current							
DC40n	220	352	μΑ	+85°C	Base Fowel-Down Current							
DC40m	513	749	μA	+105℃								
PIC32MX450)F256 De	evices O	nly									
Power-Down	n Curren	nt (IPD) (N	lote 1)									
DC40k	26	42	μΑ	-40°C								
DC40o	26	42	μA	0°C (5)								
DC40I			μΑ	+25°C	Base Power-Down Current							
DC40p			μA	+70°C ⁽⁵⁾								
DC40n	250	352	μΑ	+85°C								
DC40m	513	749	μA	+105°C								


TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial devices only (0°C to +70°C).

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	s			
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	N		64				
Pitch	е		0.50 BSC				
Overall Height	Α	0.80	0.90	1.00			
Standoff	A1	0.00	0.02	0.05			
Contact Thickness	A3		0.20 REF				
Overall Width	E		9.00 BSC				
Exposed Pad Width	E2	5.30	5.40	5.50			
Overall Length	D		9.00 BSC				
Exposed Pad Length	D2	5.30	5.40	5.50			
Contact Width	b	0.20	0.25	0.30			
Contact Length	L	0.30	0.40	0.50			
Contact-to-Exposed Pad	К	0.20	-	-			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2