

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | MIPS32® M4K™ |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 85 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 3.6V |
| Data Converters | A/D 28x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 124-VFTLA Dual Rows, Exposed Pad |
| Supplier Device Package | 124-VTLA (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mx450f256l-v-tl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC32MX330/350/370/430/450/470

NOTES:

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
| 31:24 | — | — | — | — | — | | — | — | | | |
| 22:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
| 23.10 | — | — | — | — | — | | — | — | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | | | |
| 15:8 | BMXDKPBA<15:8> | | | | | | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| 7:0 | | | | BMXDK | PBA<7:0> | | | | | | |

REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Legend:

| Legenu. | | | |
|-------------------|------------------|----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, rea | ad as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDKPBA<15:10>:** DRM Kernel Program Base Address bits When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|----------------------|-----------------------|------------------------|-------------------|------------------|------------------|
| 21.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | — | — | — | — | — | — | - | — |
| 22:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:10 | — | — | — | — | — | — | — | — |
| 45.0 | R/W-0 | R/W-0 | R-0 | R-0 | R-0 | U-0 | U-0 | U-0 |
| 15:8 | WR | WREN | WRERR ⁽¹⁾ | LVDERR ⁽¹⁾ | LVDSTAT ⁽¹⁾ | — | — | — |
| 7.0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7:0 | _ | - | — | — | | NVMOF | P<3:0> | |

REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, rea | nd as '0' |
|-------------------|------------------|----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

| bit 15 | WR: Write Control bit |
|----------|--|
| | This bit is writable when WREN = 1 and the unlock sequence is followed. |
| | 1 = Initiate a Flash operation. Hardware clears this bit when the operation completes |
| | 0 = Flash operation complete or inactive |
| bit 14 | WREN: Write Enable bit |
| | 1 = Enable writes to WR bit and enables LVD circuit |
| | 0 = Disable writes to WR bit and disables LVD circuit |
| | This is the only bit in this register reset by a device Reset. |
| bit 13 | WRERR: Write Error bit ⁽¹⁾ |
| | This bit is read-only and is automatically set by hardware. |
| | Program or erase sequence did not complete successfully |
| | 0 = Program or erase sequence completed normally |
| bit 12 | LVDERR: Low-Voltage Detect Error bit (LVD circuit must be enabled) ⁽¹⁾ |
| | This bit is read-only and is automatically set by hardware. |
| | 1 = Low-voltage detected (possible data corruption, if WRERR is set) |
| | 0 = Voltage level is acceptable for programming |
| bit 11 | LVDSTAT: Low-Voltage Detect Status bit (LVD circuit must be enabled) ⁽¹⁾ |
| | This bit is read-only and is automatically set, and cleared, by hardware. |
| | 1 = Low-voltage event active |
| | 0 = Low-voltage event NOT active |
| bit 10-4 | Unimplemented: Read as '0' |
| bit 3-0 | NVMOP<3:0>: NVM Operation bits |
| | These bits are writable when WREN = 0. |
| | 1111 = Reserved |
| | |
| | |
| | 0111 = Reserved |
| | 0110 = No operation |
| | 0101 = Program Flash (PFM) erase operation: erases PFM, if all pages are not write-protected |
| | 0100 = Page erase operation: erases page selected by NVMADDR, if it is not write protected |
| | 0011 = No operation |
| | 0001 = Word program operation: programs word selected by NVMADDR, if it is not write-protected |
| | 0000 = No operation |
| | |

Note 1: This bit is cleared by setting NVMOP = 0000, and initiating a Flash operation (i.e., WR).

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

bit 6 **CRCAPP:** CRC Append Mode bit⁽¹⁾

- 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
- 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 **CRCTYP:** CRC Type Selection bit
 - 1 = The CRC module will calculate an IP header checksum
 - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
 - 111 = CRC is assigned to Channel 7
 - 110 = CRC is assigned to Channel 6
 - 101 = CRC is assigned to Channel 5
 - 100 = CRC is assigned to Channel 4
 - 011 = CRC is assigned to Channel 3
 - 010 = CRC is assigned to Channel 2
 - 001 = CRC is assigned to Channel 1
 - 000 = CRC is assigned to Channel 0
- **Note 1:** When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

12.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only options.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral. When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

12.3.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

12.3.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [*pin name*]R registers, where [*pin name*] refers to the peripheral pins listed in Table 12-1, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-1.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: F

REMAPPABLE INPUT EXAMPLE FOR U1RX



12.3.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 12-2) are used to control output mapping. Like the [*pin name*]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 12-2 and Figure 12-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 12-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPA0



12.3.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to the peripheral map:

- Control register lock sequence
- Configuration bit select lock

12.3.6.1 Control Register Lock

Under normal operation, writes to the RPnR and [*pin name*]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK Configuration bit (CFGCON<13>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

12.3.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [*pin name*]R registers. The IOL1WAY Configuration bit (DEVCFG3<29>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

TABLE 12-6: PORTC REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY

| ess | | 6 | | | | | | | | Bits | | | | | | | | | |
|--------------------------|---------------------------------|-----------|-----------|-----------|-----------|-----------|-------|-------|------|------|------|------|------|------|------|------|------|------|---------------|
| Virtual Addr (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 6210 | TRISC | 31:16 | _ | _ | — | _ | | — | _ | | _ | | | _ | _ | _ | | | 0000 |
| 0210 | TRISC | 15:0 | TRISC15 | TRISC14 | TRISC13 | TRISC12 | _ | — | — | — | — | _ | _ | _ | _ | — | _ | _ | xxxx |
| 6220 | PORTO | 31:16 | _ | _ | _ | _ | _ | — | _ | — | _ | _ | _ | _ | _ | _ | _ | — | 0000 |
| 0220 | TORIC | 15:0 | RC15 | RC14 | RC13 | RC12 | _ | — | _ | — | — | | _ | _ | _ | — | | — | xxxx |
| 6230 | LATC | 31:16 | — | _ | _ | _ | _ | — | _ | — | — | | _ | _ | _ | — | | — | 0000 |
| 0200 | LATO | 15:0 | LATC15 | LATC14 | LATC13 | LATC12 | _ | — | — | — | — | — | — | — | — | — | — | — | xxxx |
| 6240 | ODCC | 31:16 | — | — | — | — | — | — | — | — | — | _ | — | — | — | — | _ | — | 0000 |
| 02.0 | 0200 | 15:0 | ODCC15 | ODCC14 | ODCC13 | ODCC12 | — | — | _ | — | — | _ | — | — | — | — | _ | _ | xxxx |
| 6250 | CNPUC | 31:16 | _ | _ | — | _ | | — | _ | | _ | | | | | _ | | | 0000 |
| | | 15:0 | CNPUC15 | CNPUC14 | CNPUC13 | CNPUC12 | _ | — | — | — | _ | | — | — | — | — | | — | XXXX |
| 6260 | CNPDC | 31:16 | _ | _ | | _ | — | — | — | — | _ | — | — | — | — | _ | — | — | 0000 |
| | | 15:0 | CNPDC15 | CNPDC14 | CNPDC13 | CNPDC12 | — | — | _ | — | _ | _ | _ | — | — | _ | _ | — | XXXX |
| 6270 | CNCONC | 31:16 | _ | | | — | — | — | _ | | — | _ | — | — | — | — | _ | _ | 0000 |
| | | 15:0 | ON | | SIDL | — | — | — | _ | | — | _ | — | — | — | — | _ | _ | 0000 |
| 6280 | CNENC | 31:16 | | | | | — | — | _ | | — | _ | — | — | — | — | _ | _ | 0000 |
| | | 15:0 | CNIEC15 | CNIEC14 | CNIEC13 | CNIEC12 | — | — | _ | | _ | _ | — | — | — | _ | _ | _ | XXXX |
| 6290 | CNSTATC | 31:16 | _ | — | _ | _ | — | — | _ | | _ | _ | — | — | — | _ | _ | _ | 0000 |
| | - | 15:0 | CNSTATC15 | CNSTATC14 | CNSTATC13 | CNSTATC12 | — | — | — | — | — | — | — | — | — | — | — | — | XXXX |

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

| ess | | | | | | | | | | Bi | ts | | | | | | | | |
|--------------------------|---------------------------------|-----------|-------|-------|---------------|---------------|-------|-------|------|--------------|--------------|--------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
| Virtual Addr (BF88_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 6510 | TRISE | 31:16 | _ | _ | — | — | | | - | | | | | | | | | | 0000 |
| 00.0 | | 15:0 | — | _ | TRISF13 | TRISF12 | _ | _ | _ | TRISF8 | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | xxxx |
| 6520 | PORTE | 31:16 | — | — | - | — | - | - | — | — | - | — | — | - | — | — | — | — | 0000 |
| 0020 | | 15:0 | — | — | RF13 | RF12 | - | - | — | RF8 | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | xxxx |
| 6530 | LATE | 31:16 | — | _ | _ | — | _ | _ | _ | | _ | — | | — | — | _ | | | 0000 |
| 0000 | 2 | 15:0 | — | _ | LATF13 | LATF12 | — | _ | _ | LATF8 | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 | xxxx |
| 6540 | ODCE | 31:16 | — | | | — | | _ | | | _ | — | | | — | — | | | 0000 |
| 0040 | 000 | 15:0 | — | | ODCF13 | ODCF12 | | _ | | ODCF8 | ODCF7 | ODCF6 | ODCF5 | ODCF4 | ODCF3 | ODCF2 | ODCF1 | ODCF0 | xxxx |
| 6550 | CNPLIE | 31:16 | — | | | — | | _ | | | _ | — | | | — | — | | | 0000 |
| 0000 | | 15:0 | — | | CNPUF13 | CNPUF12 | | _ | | CNPUF8 | CNPUF7 | CNPUF6 | CNPUF5 | CNPUF4 | CNPDF3 | CNPUF2 | CNPUF1 | CNPUF0 | xxxx |
| 6560 | CNPDE | 31:16 | — | | | — | | _ | | | _ | — | | | — | — | | | 0000 |
| 0000 | | 15:0 | — | _ | CNPDF13 | CNPDF12 | — | — | — | CNPDF8 | CNPDF7 | CNPDF6 | CNPDF5 | CNPDF4 | CNPDF3 | CNPDF2 | CNPDF1 | CNPDF0 | xxxx |
| 6570 | CNCONE | 31:16 | — | _ | — | — | _ | - | - | — | - | — | — | - | — | — | _ | — | 0000 |
| 0070 | CINCOIN | 15:0 | ON | _ | SIDL | — | - | _ | _ | — | _ | — | — | _ | — | — | _ | — | 0000 |
| 6580 | | 31:16 | _ | | _ | _ | | | | _ | | _ | _ | | _ | _ | _ | _ | 0000 |
| 0300 | CINLINI | 15:0 | _ | | CNIEF13 | CNIEF12 | | | | CNIEF8 | CNIEF7 | _ | CNIEF5 | CNIEF4 | CNIEF3 | CNIEF2 | CNIEF1 | CNIEF0 | xxxx |
| | | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 6590 | CNSTATF | 15:0 | _ | _ | CN STATF13 | CN STATF12 | _ | _ | _ | CN STATF8 | CN STATF7 | _ | CN STATF5 | CN STATF4 | CN STATF3 | CN STATF2 | CN STATF1 | CN STATF0 | xxxx |

TABLE 12-11: PORTF REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, AND PIC32MX370F512L DEVICES

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

13.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features one synchronous/ asynchronous 16-bit timer that can operate as a freerunning interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (SOSC) for Real-Time Clock (RTC) applications. The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

13.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)





| REGISTER 18-2: | SPIxCON2: SPI CONTROL REGISTER 2 |
|----------------|----------------------------------|
|----------------|----------------------------------|

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|----------------------|-------------------|-------------------|-------------------|--------------------------|-------------------|------------------|-------------------------|
| 21.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | — | — | — | — | — | — | — | — |
| 22.16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | — | — | — | — | — | — | — | — |
| 15.0 | R/W-0 U-0 | | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 10.0 | SPISGNEXT | — | — | FRMERREN | SPIROVEN | SPITUREN | IGNROV | IGNTUR |
| 7.0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| 7.0 | AUDEN ⁽¹⁾ | _ | _ | — | AUDMONO ^(1,2) | _ | AUDMOD |)<1:0> ^(1,2) |

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
|-------------------|------------------|-----------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

- bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit
 - 1 = Data from RX FIFO is sign extended
 - 0 = Data from RX FIFO is not sign extened
- bit 14-13 Unimplemented: Read as '0'
- bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit
 - 1 = Frame Error overflow generates error events
 - 0 = Frame Error does not generate error events
- bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit
 - 1 = Receive overflow generates error events
 - 0 = Receive overflow does not generate error events
- bit 10 **SPITUREN:** Enable Interrupt Events via SPITUR bit
 - 1 = Transmit Underrun Generates Error Events
 - 0 = Transmit Underrun Does Not Generates Error Events
- bit 9 **IGNROV:** Ignore Receive Overflow bit (for Audio Data Transmissions)
 - 1 = A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data
 - 0 = A ROV is a critical error which stop SPI operation
- bit 8 **IGNTUR:** Ignore Transmit Underrun bit (for Audio Data Transmissions)
 - 1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty
 - 0 = A TUR is a critical error which stop SPI operation
- bit 7 AUDEN: Enable Audio CODEC Support bit⁽¹⁾
 - 1 = Audio protocol is enabled
 - 0 = Audio protocol is disabled
- bit 6-5 Unimplemented: Read as '0'
- bit 3 AUDMONO: Transmit Audio Data Format bit^(1,2)
 - 1 = Audio data is mono (Each data word is transmitted on both left and right channels)
- 0 = Audio data is stereobit 2 Unimplemented: Read as '0'
- bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit^(1,2)
 - 11 = PCM/DSP mode
 - 10 = Right Justified mode
 - 01 = Left Justified mode
 - $00 = I^2 S \mod I$
- **Note 1:** This bit can only be written when the ON bit = 0.
 - **2:** This bit is only valid for AUDEN = 1.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | | | | |
| 31:24 | — | — | — | — | — | — | — | ADM_EN | | | | |
| 00.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| 23:10 | ADDR<7:0> | | | | | | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-1 | | | | |
| 15:8 | UTXISE | L<1:0> | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | | | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R-1 | R-0 | R-0 | R/W-0 | R-0 | | | | |
| 7:0 | URXISE | L<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | | | | |

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Legend:

| zogonai | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-25 Unimplemented: Read as '0'

- bit 24 ADM_EN: Automatic Address Detect Mode Enable bit
 - 1 = Automatic Address Detect mode is enabled
 - 0 = Automatic Address Detect mode is disabled
- bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM_EN bit is '1', this value defines the address character to use for automatic address detection.

bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits

- 11 = Reserved, do not use
- 10 = Interrupt is generated and asserted while the transmit buffer is empty
- 01 = Interrupt is generated and asserted when all characters have been transmitted
- 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

bit 13 UTXINV: Transmit Polarity Inversion bit

If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):

- 1 = UxTX Idle state is '0'
- 0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'

bit 12 URXEN: Receiver Enable bit

- 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
- 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module. UxRX pin is controlled by the port.

bit 11 UTXBRK: Transmit Break bit

- 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
- 0 = Break transmission is disabled or completed
- bit 10 UTXEN: Transmit Enable bit
 - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset. UxTX pin is controlled by the port.

bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)

- 1 = Transmit buffer is full
- 0 = Transmit buffer is not full, at least one more character can be written

20.2 Timing Diagrams

Figure 20-2 and Figure 20-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 20-2: UART RECEPTION



FIGURE 20-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 31:24 | — | — | — | — | — | — | — | — | |
| 22:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
| 23.10 | — | — | — | — | — | — | — | — | |
| 45.0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| 15:8 | BUSY | IRQM | <1:0> | INCM | <1:0> | MODE16 | MODE | =<1:0> | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| 7:0 | WAITB | <1:0>(1) | | WAITM<3:0>(1) | | | | WAITE<1:0>(1) | |

REGISTER 21-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
 - 1 = Port is busy
 - 0 = Port is not busy

bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

- 11 = Reserved, do not use
- 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
- 01 = Interrupt generated at the end of the read/write cycle
- 00 = No Interrupt generated
- bit 12-11 INCM<1:0>: Increment Mode bits
 - 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
 - 10 = Decrement ADDR<15:0> by 1 every read/write cycle⁽²⁾
 - 01 = Increment ADDR<15:0> by 1 every read/write cycle⁽²⁾
 - 00 = No increment or decrement of address
- bit 10 **MODE16:** 8/16-bit Mode bit
 - 1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer
 - 0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS and PMD<7:0>)

bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾

- 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
- 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
- 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
- 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPB cycle for a write operation; WAITB = 1 TPB cycle, WAITE = 0 TPB cycles for a read operation.
 - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
 - 3: These pins are active when MODE16 = 1 (16-bit mode).

23.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32). The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed
- · Up to 28 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 23-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.



4: This selection is only used with CTMU capacitive and time measurement.

28.2 On-Chip Voltage Regulator

All PIC32MX330/350/370/430/450/470 devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX330/350/370/430/450/470 family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 28-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 31.1 "DC Characteristics"**.

| Note: | It is important that the low-ESR capacitor |
|-------|--|
| | is placed as close as possible to the VCAP |
| | pin. |

28.2.1 HIGH VOLTAGE DETECT (HVD)

The HVD module monitors the core voltage at the VCAP pin. If a voltage above the required level is detected on VCAP, the I/O pins are disabled and the device is held in Reset as long as the HVD condition persists. See parameter HV10 (VHVD) in Table 31-11 in **Section 31.1** "**DC Characteristics**" for more information.

28.2.2 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

28.2.3 ON-CHIP REGULATOR AND BOR

PIC32MX330/350/370/430/450/470 devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **Section 31.1 "DC Characteristics"**.

FIGURE 28-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



28.3 Programming and Diagnostics

PIC32MX330/350/370/430/450/470 devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 28-2:

BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



| DC CHA | ARACTE | ERISTICS | Standard Oper (unless otherw Operating temp | rating Co vise state perature | g Conditions: 2.3V to 3.6V stated) ure $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp | | | |
|---------------|--------|---|---|-------------------------------------|---|----|--|--|
| Param. No. | Symb. | Characteristics | Min. | Тур. ⁽¹⁾ | Conditions | | | |
| DI60b | Іісн | Input High Injection Current | 0 | _ | +5 ^(8,9,10) | mA | Pins with Analog functions. Exceptions: [SOSCI, SOSCO, OSC1, D+, D-] = 0 mA max. Digital 5V tolerant desig- nated pins (VIH < $5.5V$) ⁽⁹⁾ . Exceptions: [All] = 0 mA max. Digital non-5V tolerant desig- nated pins. Exceptions: [N/A] = 0 mA max. | |
| DI60c | ∑lict | Total Input Injection Current (sum of all I/O and control pins) | -20 ⁽¹¹⁾ | _ | +20 ⁽¹¹⁾ | mA | Absolute instantaneous sum of all \pm input injection cur- rents from all I/O pins (IICL + IICH) $\leq \sum$ IICT | |

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V tolerant pins.
- 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
- 7: VIL source < (Vss 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX330/350/370/430/450/470 AC characteristics and timing parameters.

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 31-17: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| AC CHARACTERISTICSStandard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for $-40^{\circ}C \le TA \le +85^{\circ}C$ for $-40^{\circ}C \le TA \le +105^{\circ}C$ for $-40^{\circ}C \le -10^{\circ}C$ for $-10^{\circ}C \le -10^{\circ}C$ | | | | : 2.3V to 3.6V $a \le +70^{\circ}$ C for Commercial TA $\le +85^{\circ}$ C for Industrial TA $\le +105^{\circ}$ C for V-temp | | | |
|--|--------|-----------------------|------|---|------|-------|---|
| Param. No. | Symbol | Characteristics | Min. | Typical ⁽¹⁾ | Max. | Units | Conditions |
| DO50 | Cosco | OSC2 pin | _ | _ | 15 | pF | In XT and HS modes when an external crystal is used to drive OSC1 |
| DO56 | Сю | All I/O pins and OSC2 | _ | | 50 | pF | EC mode |
| DO58 | Св | SCLx, SDAx | — | _ | 400 | pF | In I ² C mode |

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-2: EXTERNAL CLOCK TIMING



PIC32MX330/350/370/430/450/470

FIGURE 31-10: SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS SCKx (CKP = 0) SP11 SP10 SP21 SP20 SCKx (CKP = 1) SP35 SP20 SP21 Bit 14 SDOx MSb -1 LSb **SP31** SP30 SDIx LSb In MSb In Bit 14 SP40 'SP41' Note: Refer to Figure 31-1 for load conditions.

| TABLE 31-29: | SPIX MASTER MODE | (CKE = 0) | TIMING REQUIREMENTS |
|--------------|--------------------|-----------|---------------------|
| | OF IN MIAOTER MODE | | |

| AC CHARACTERISTICS | | | Standar (unless Operatin | d Operating otherwise s g temperatu | Condi tated) re 0°(-40 -40 | tions: 2 C ≤ TA ≤)°C ≤ TA)°C ≤ TA | .3V to 3.6V +70°C for Commercial ≤ +85°C for Industrial ≤ +105°C for V-temp | |
|--------------------|-----------------------|--|--|---|--|--|---|--|
| Param. No. | Symbol | Characteristics ⁽¹⁾ | Min. Typical ⁽²⁾ Max. Units Condition | | | | | |
| SP10 | TscL | SCKx Output Low Time (Note 3) | Тѕск/2 | | — | ns | _ | |
| SP11 | TscH | SCKx Output High Time (Note 3) | Тѕск/2 | — | - | ns | — | |
| SP20 | TscF | SCKx Output Fall Time (Note 4) | — | — | - | ns | See parameter DO32 | |
| SP21 | TscR | SCKx Output Rise Time (Note 4) | - | — | - | ns | See parameter DO31 | |
| SP30 | TDOF | SDOx Data Output Fall Time (Note 4) | — | — | — | ns | See parameter DO32 | |
| SP31 | TDOR | SDOx Data Output Rise Time (Note 4) | — | _ | — | ns | See parameter DO31 | |
| SP35 | TscH2doV, | SDOx Data Output Valid after | — | — | 15 | ns | VDD > 2.7V | |
| | TSCL2DOV | SCKx Edge | — | — | 20 | ns | VDD < 2.7V | |
| SP40 | TDIV2SCH, TDIV2SCL | Setup Time of SDIx Data Input to SCKx Edge | 10 | | _ | ns | — | |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 10 | — | | ns | — | |

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

| AC CHARACTERISTICS | | | | Standard O (unless othe Operating te | perating erwise s mperatur | Conditi tated) e 0°C -40° -40° | ons: 2.3V to 3.6V \leq TA \leq +70°C for Commercial C \leq TA \leq +85°C for Industrial C \leq TA \leq +105°C for V-temp |
|--------------------------------------|---------|-------------------|-------------------------------|--|----------------------------------|---|---|
| Param. No. Symbol Characteristics | | | | Min. | Max. | Units | Conditions |
| IS34 | THD:STO | Stop Condition | 100 kHz mode | 4000 | — | ns | _ |
| | | Hold Time | 400 kHz mode | 600 | | ns | |
| | | | 1 MHz mode (Note 1) | 250 | | ns | |
| IS40 | TAA:SCL | Output Valid from | 100 kHz mode | 0 | 3500 | ns | — |
| | | Clock | 400 kHz mode | 0 | 1000 | ns | |
| | | | 1 MHz mode (Note 1) | 0 | 350 | ns | |
| IS45 | Tbf:sda | Bus Free Time | 100 kHz mode | 4.7 | — | μs | The amount of time the bus |
| | | | 400 kHz mode | 1.3 | — | μS | must be free before a new |
| | | | 1 MHz mode (Note 1) | 0.5 | _ | μS | transmission can start |
| IS50 | Св | Bus Capacitive Lo | ading | | 400 | pF | — |

TABLE 31-34: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

PIC32MX330/350/370/430/450/470

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | N | ILLIMETER | S | |
|---------------------------|-----|------------------|----------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | E | | 0.40 BSC | |
| Contact Pad Spacing | C1 | | 13.40 | |
| Contact Pad Spacing | C2 | | 13.40 | |
| Contact Pad Width (X100) | X1 | | | 0.20 |
| Contact Pad Length (X100) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B