



Welcome to [E-XFL.COM](http://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	75MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	54
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 2x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv10z64vlh7">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv10z64vlh7</a>

### Ordering Information <sup>1</sup>

Part Number	Memory		FlexCAN	Maximum number of I/O's
	Flash (KB)	SRAM (KB)		
MKV11Z128VLH7	128	16	Yes	54
MKV11Z128VLF7	128	16	Yes	40
MKV11Z128VLC7 <sup>2</sup>	128	16	Yes	28
MKV11Z128VFM7	128	16	Yes	28
MKV11Z64VLH7	64	16	Yes	54
MKV11Z64VLF7	64	16	Yes	40
MKV11Z64VLC7 <sup>2</sup>	64	16	Yes	28
MKV11Z64VFM7	64	16	Yes	28
MKV10Z64VLH7	64	16	No	54
MKV10Z64VLF7	64	16	No	40
MKV10Z64VLC7 <sup>2</sup>	64	16	No	28
MKV10Z64VFM7	128	16	No	28
MKV10Z128VLH7	128	16	No	54
MKV10Z128VLF7	128	16	No	40
MKV10Z128VLC7 <sup>2</sup>	128	16	No	28
MKV10Z128VFM7	128	16	No	28

1. To confirm current availability of orderable part numbers, go to <http://www.freescale.com> and perform a part number search.
2. The 32-pin LQFP package supporting this part number is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Please visit <http://www.freescale.com/KPYW> for more details.

### Related Resources

Type	Description
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.
Package drawing	Package dimensions are provided in package drawings.




Figure 1. KV11 block diagram

# Table of Contents

<b>1 Ratings.....</b>	<b>5</b>	<b>3.6.2 CMP and 6-bit DAC electrical specifications.....</b>	<b>31</b>
1.1 Thermal handling ratings.....	5	3.6.3 12-bit DAC electrical characteristics.....	33
1.2 Moisture handling ratings.....	5	<b>3.7 Timers.....</b>	<b>36</b>
1.3 ESD handling ratings.....	5	<b>3.8 Communication interfaces.....</b>	<b>36</b>
1.4 Voltage and current operating ratings.....	5	3.8.1 DSPI switching specifications (limited voltage range).....	36
<b>2 General.....</b>	<b>6</b>	3.8.2 DSPI switching specifications (full voltage range).....	39
2.1 AC electrical characteristics.....	6	3.8.3 I <sub>C</sub> .....	43
2.2 Nonswitching electrical specifications.....	7	3.8.4 UART.....	43
2.2.1 Voltage and current operating requirements.....	7	<b>4 Dimensions.....</b>	<b>43</b>
2.2.2 LVD and POR operating requirements.....	8	4.1 Obtaining package dimensions.....	43
2.2.3 Voltage and current operating behaviors.....	9	<b>5 Pinout.....</b>	<b>44</b>
2.2.4 Power mode transition operating behaviors.....	9	5.1 KV11 Signal Multiplexing and Pin Assignments.....	44
2.2.5 KV11x Power consumption operating behaviors.....	10	5.2 KV11 Pinouts.....	47
2.2.6 EMC radiated emissions operating behaviors.....	16	<b>6 Ordering parts.....</b>	<b>50</b>
2.2.7 Designing with radiated emissions in mind.....	17	6.1 Determining valid orderable parts.....	50
2.2.8 Capacitance attributes.....	17	<b>7 Part identification.....</b>	<b>50</b>
2.3 Switching specifications.....	17	7.1 Description.....	51
2.3.1 Device clock specifications.....	17	7.2 Format.....	51
2.3.2 General switching specifications.....	18	7.3 Fields.....	51
2.4 Thermal specifications.....	19	7.4 Example.....	51
2.4.1 Thermal operating requirements.....	19	<b>8 Terminology and guidelines.....</b>	<b>52</b>
2.4.2 Thermal attributes.....	19	8.1 Definition: Operating requirement.....	52
<b>3 Peripheral operating requirements and behaviors.....</b>	<b>20</b>	8.2 Definition: Operating behavior.....	52
3.1 Core modules.....	20	8.3 Definition: Attribute.....	52
3.1.1 SWD Electricals .....	20	8.4 Definition: Rating.....	53
3.2 System modules.....	21	8.5 Result of exceeding a rating.....	53
3.3 Clock modules.....	21	8.6 Relationship between ratings and operating requirements.....	54
3.3.1 MCG specifications.....	21	8.7 Guidelines for ratings and operating requirements.....	54
3.3.2 Oscillator electrical specifications.....	23	8.8 Definition: Typical value.....	55
3.4 Memories and memory interfaces.....	25	8.9 Typical Value Conditions.....	56
3.4.1 Flash electrical specifications.....	25	<b>9 Revision history.....</b>	<b>56</b>
3.5 Security and integrity modules.....	27		
3.6 Analog.....	27		
3.6.1 ADC electrical specifications.....	27		

## 2.2.3 Voltage and current operating behaviors

**Table 3. Voltage and current operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{OH}$	Output high voltage — Normal drive pad All port pins, except PTC6 and PTC7 <ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OH} = -5 \text{ mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OH} = -1.5 \text{ mA}</math></li> </ul>	$V_{DD} - 0.5$ $V_{DD} - 0.5$	— —	V V	
$V_{OH}$	Output high voltage — High drive pad PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, PTD7 pins <ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OH} = -18 \text{ mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OH} = -6 \text{ mA}</math></li> </ul>	$V_{DD} - 0.5$ $V_{DD} - 0.5$	— —	V V	
$I_{OHT}$	Output high current total for all ports	—	100	mA	
$V_{OL}$	Output low voltage — Normal drive pad All port pins <ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OL} = 5 \text{ mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OL} = 1.5 \text{ mA}</math></li> </ul>	— —	0.5 0.5	V V	
$V_{OL}$	Output low voltage — High drive pad PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, PTD7 pins <ul style="list-style-type: none"> <li><math>2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}</math>, <math>I_{OL} = 18 \text{ mA}</math></li> <li><math>1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}</math>, <math>I_{OL} = 6 \text{ mA}</math></li> </ul>	— —	0.5 0.5	V V	
$I_{OLT}$	Output low current total for all ports	—	100	mA	
$I_{IN}$	Input leakage current (per pin) for full temperature range	—	1	$\mu\text{A}$	
$I_{IN}$	Input leakage current (per pin) at $25^\circ\text{C}$	—	0.025	$\mu\text{A}$	1
$I_{IN}$	Input leakage current (total all pins) for full temperature range	—	41	$\mu\text{A}$	1
$I_{OZ}$	Hi-Z (off-state) leakage current (per pin)	—	1	$\mu\text{A}$	
$R_{PU}$	Internal pullup resistors	20	50	$\text{k}\Omega$	2

1. Measured at  $V_{DD} = 3.6 \text{ V}$
2. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{in} = V_{SS}$

## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx → RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 75 MHz
- Bus and flash clock = 25 MHz
- FEI clock mode

**Table 4. Power mode transition operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{POR}$	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	—	—	300	μs	
	• VLLS0 → RUN	—	123	132	μs	
	• VLLS1 → RUN	—	123	132	μs	
	• VLLS3 → RUN	—	67	72	μs	
	• VLPS → RUN	—	4	5	μs	
	• STOP → RUN	—	4	5	μs	

## 2.2.5 KV11x Power consumption operating behaviors

**Table 5. KV11x power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA}$	Analog supply current	—	—	5	mA	1
$I_{DD\_RUN}$	Run mode current — all peripheral clocks disabled, code executing from flash					Target IDD
	• at 1.8 V 50 MHz (25 MHz Bus)	—	5.3	6.2	mA	
	• at 3.0 V 50 MHz (25 MHz Bus)	—	5.4	6.3	mA	
	• at 1.8 V 75 MHz (25 MHz Bus)	—	7.2	8.3	mA	
	• at 3.0 V 75 MHz (25 MHz Bus)	—	7.3	8.3	mA	
$I_{DD\_RUN}$	Run mode current — all peripheral clocks enabled, code executing from flash					Target IDD

Table continues on the next page...

**Table 9. Device clock specifications (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
$f_{FTM}$	FTM clock	—	75	MHz	
VLPR mode					
$f_{SYS}$	System and core clock	—	4	MHz	
$f_{BUS}$	Bus clock	—	1	MHz	
$f_{FLASH}$	Flash clock	—	1	MHz	
$f_{LPTMR}$	LPTMR clock	—	25	MHz	
$f_{ERCLK}$	External reference clock	—	16	MHz	
$f_{LPTMR\_pin}$	LPTMR clock	—	25	MHz	
$f_{LPTMR\_ERCLK}$	LPTMR external reference clock	—	16	MHz	
$f_{osc\_hi\_2}$	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	—	16	MHz	

### 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

**Table 10. General switching specifications**

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	<a href="#">1</a>
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	—	ns	<a href="#">2</a>
	GPIO pin interrupt pulse width — Asynchronous path	16	—	ns	<a href="#">2</a>
	Port rise and fall time Fast slew rate $1.71 \leq VDD \leq 2.7$ V $2.7 \leq VDD \leq 3.6$ V	—	8 7	ns ns	<a href="#">3</a>
	Port rise and fall time Slow slew rate $1.71 \leq VDD \leq 2.7$ V $2.7 \leq VDD \leq 3.6$ V	—	15 25	ns ns	

1. The greater synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized.
3. For high drive pins with high drive enabled, load is 75pF; other pins load (low drive) is 25pF.

4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature must be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification is based on standard deviation (RMS) of period or frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or there is a change from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 Oscillator electrical specifications

#### 3.3.2.1 Oscillator DC electrical specifications

Table 15. Oscillator DC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
$I_{DDOSC}$	Supply current — low-power mode (HGO=0)					
	• 32 kHz	—	500	—	nA	
	• 4 MHz	—	200	—	µA	
	• 8 MHz	—	300	—	µA	
	• 16 MHz	—	950	—	µA	
	• 24 MHz	—	1.2	—	mA	
	• 32 MHz	—	1.5	—	mA	
$I_{DDOSC}$	Supply current — high gain mode (HGO=1)					
	• 4 MHz	—	500	—	µA	
	• 8 MHz	—	600	—	µA	
	• 16 MHz	—	2.5	—	mA	
	• 24 MHz	—	3	—	mA	
	• 32 MHz	—	4	—	mA	
$C_x$	EXTAL load capacitance	—	—	—		2, 3
$C_y$	XTAL load capacitance	—	—	—		2, 3
$R_F$	Feedback resistor — low-frequency, low-power mode (HGO=0)	—	—	—	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	—	10	—	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	—	—	—	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1	—	MΩ	

Table continues on the next page...

### 3.4.1.2 Flash timing specifications — commands

**Table 18. Flash command timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1sec2k}$	Read 1s Section execution time (flash sector)	—	—	60	μs	<a href="#">1</a>
$t_{pgmchk}$	Program Check execution time	—	—	45	μs	<a href="#">1</a>
$t_{rdrsrc}$	Read Resource execution time	—	—	30	μs	<a href="#">1</a>
$t_{pgm4}$	Program Longword execution time	—	65	145	μs	—
$t_{ersscr}$	Erase Flash Sector execution time	—	14	114	ms	<a href="#">2</a>
$t_{rd1all}$	Read 1s All Blocks execution time	—	—	0.9	ms	<a href="#">1</a>
$t_{rdonce}$	Read Once execution time	—	—	30	μs	<a href="#">1</a>
$t_{pgmonce}$	Program Once execution time	—	100	—	μs	—
$t_{ersall}$	Erase All Blocks execution time	—	140	1150	ms	<a href="#">2</a>
$t_{vfykey}$	Verify Backdoor Access Key execution time	—	—	30	μs	<a href="#">1</a>

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.4.1.3 Flash high voltage current behaviors

**Table 19. Flash high voltage current behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit
$I_{DD\_PGM}$	Average current adder during high voltage flash programming operation	—	2.5	12.0	mA
$I_{DD\_ERS}$	Average current adder during high voltage flash erase operation	—	1.5	8.0	mA

### 3.4.1.4 Reliability specifications

**Table 20. NVM reliability specifications**


Symbol	Description	Min.	Typ. <a href="#">1</a>	Max.	Unit	Notes
Program Flash						
$t_{nvmmrtp10k}$	Data retention after up to 10 K cycles	5	50	—	years	—
$t_{nvmmrtp1k}$	Data retention after up to 1 K cycles	20	100	—	years	—
$n_{nvmcycp}$	Cycling endurance	10 K	50 K	—	cycles	<a href="#">2</a>

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at  $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$ .

**Table 21. 16-bit ADC operating conditions (continued)**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion rate	16-bit mode No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	37.037	—	461.467	Ksps	5

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).

**Figure 7. ADC input impedance equivalency diagram**

### 3.6.1.2 16-bit ADC electrical characteristics

**Table 22. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

Symbol	Description	Conditions <sup>1</sup> .	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	—	1.7	mA	3

Table continues on the next page...

**Table 22. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup> :	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$f_{ADACK}$	ADC asynchronous clock source	<ul style="list-style-type: none"> <li>ADLPC = 1, ADHSC = 0</li> <li>ADLPC = 1, ADHSC = 1</li> <li>ADLPC = 0, ADHSC = 0</li> <li>ADLPC = 0, ADHSC = 1</li> </ul>	1.2 2.4 3.0 4.4	2.4 4.0 5.2 6.2	3.9 6.1 7.3 9.5	MHz MHz MHz MHz	$t_{ADACK} = 1/f_{ADACK}$
	Sample Time	See Reference Manual chapter for sample times					
TUE	Total unadjusted error	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	$\pm 4$ $\pm 1.4$	$\pm 6.8$ $\pm 2.1$	LSB <sup>4</sup>	5
DNL	Differential non-linearity	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	$\pm 0.7$ $\pm 0.2$	-1.1 to +1.9 -0.3 to 0.5	LSB <sup>4</sup>	5
INL	Integral non-linearity	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	$\pm 1.0$ $\pm 0.5$	-2.7 to +1.9 -0.7 to +0.5	LSB <sup>4</sup>	5
$E_{FS}$	Full-scale error	<ul style="list-style-type: none"> <li>12-bit modes</li> <li>&lt;12-bit modes</li> </ul>	— —	-4 -1.4	-5.4 -1.8	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}$ <sup>5</sup>
$E_Q$	Quantization error	<ul style="list-style-type: none"> <li>16-bit modes</li> <li><math>\leq 13</math>-bit modes</li> </ul>	— —	-1 to 0 —	— $\pm 0.5$	LSB <sup>4</sup>	
ENOB	Effective number of bits	16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> <li>Avg = 4</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>Avg = 32</li> <li>Avg = 4</li> </ul>	12.8 11.9 12.2 11.4	14.5 13.8 13.7 13.1	— — — —	bits bits bits bits	6
SINAD	Signal-to-noise plus distortion	See ENOB	$6.02 \times ENOB + 1.76$				dB
THD	Total harmonic distortion	16-bit differential mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul> 16-bit single-ended mode <ul style="list-style-type: none"> <li>Avg = 32</li> </ul>	— —	-97 -91	— —	dB dB	7
SFDR	Spurious free dynamic range	16-bit differential mode	82	100	—	dB	7

Table continues on the next page...

### 3.6.3.1 12-bit DAC operating requirements

Table 24. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$V_{DACP}$	Reference voltage	1.13	3.6	V	1
$C_L$	Output load capacitance	—	100	pF	2
$I_L$	Output load current	—	1	mA	

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

### 3.6.3.2 12-bit DAC operating behaviors

Table 25. 12-bit DAC operating behaviors


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA\_DACL_P}$	Supply current — low-power mode	—	—	150	μA	
$I_{DDA\_DACH_P}$	Supply current — high-speed mode	—	—	700	μA	
$t_{DACLP}$	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	μs	1
$t_{DACHP}$	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
$t_{CCDACL_P}$	Code-to-code settling time (0xBF8 to 0xC08)—high-speed mode	—	1	—	μs	1
	—low-power mode	—	—	5	μs	1
$V_{dacoutl}$	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	
$V_{dacouth}$	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF	$V_{DACP} - 100$	—	$V_{DACP}$	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — $V_{DACP} > 2$ V	—	—	±1	LSB	3
DNL	Differential non-linearity error — $V_{DACP} = V_{REF\_OUT}$	—	—	±1	LSB	4
$V_{OFFSET}$	Offset error	—	±0.4	±0.8	%FSR	5
$E_G$	Gain error	—	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \geq 2.4$ V	60	—	90	dB	
$T_{CO}$	Temperature coefficient offset voltage	—	3.7	—	μV/C	6
$T_{GE}$	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
$R_{op}$	Output resistance (load = 3 kΩ)	—	—	250	Ω	
SR	Slew rate -80h→F7Fh→80h				V/μs	

Table continues on the next page...

**Table 26. Master mode DSPI timing (limited voltage range) (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	-	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	13	-	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	-	ns	

1. Normal pads
2. The SPI module is clocked by the system clock
3. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
4. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].
5. Open Drain pads: SIN: PTC7, SOUT:PTC6
6. Fast pads: SIN: PTD7, SOUT:PTD6, SCK: PTD5, PCS:PTD4

**Figure 14. DSPI classic SPI timing — master mode****Table 27. Slave mode DSPI timing (limited voltage range)**

Symbol	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	<b>Frequency of operation</b>	—	<b>12.5</b>	MHz	<b>1</b>
DS9	DSPI_SCK input cycle time	$4 \times t_{BUS}$	—	ns	<b>2</b>
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns	
DS11	DSPI_SCK to DSPI_SOUT valid	—	21	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.2	—	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	—	15	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	15	ns	
	<b>Frequency of operation</b>	—	<b>12.5</b>	MHz	<b>3</b>
DS9	DSPI_SCK input cycle time	$4 \times t_{BUS}$	—	ns	<b>2</b>
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns	

Table continues on the next page...

### 3.8.2 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 28. Master mode DSPI timing (full voltage range)**


Symbol	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.7	3.6	V	<a href="#">1</a>
	<b>Frequency of operation</b>	–	<b>18.75</b>	<b>MHz</b>	<a href="#">2</a>
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	–	ns	<a href="#">3</a>
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) – 4	(t <sub>SCK</sub> /2) + 4	ns	
DS3	DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay	(t <sub>SCK</sub> /2) – 4	–	ns	<a href="#">4</a>
DS4	DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay	(t <sub>SCK</sub> /2) – 4	–	ns	<a href="#">5</a>
DS5	DSPI_SCK to DSPI_SOUT valid	–	10		
DS6	DSPI_SCK to DSPI_SOUT invalid	–7.8	–	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24	–	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	–	ns	
	<b>Frequency of operation</b>	–	<b>18.75</b>	<b>MHz</b>	<a href="#">6</a>
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	–	ns	<a href="#">3</a>
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) – 4	(t <sub>SCK</sub> /2) + 4	ns	
DS3	DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay	(t <sub>SCK</sub> /2) – 4	–	ns	<a href="#">4</a>
DS4	DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay	(t <sub>SCK</sub> /2) – 4	–	ns	<a href="#">5</a>
DS5	DSPI_SCK to DSPI_SOUT valid	–	26		
DS6	DSPI_SCK to DSPI_SOUT invalid	–7.8	–	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24	–	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	–	ns	

Table continues on the next page...

**Table 28. Master mode DSPI timing (full voltage range) (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
	<b>Frequency of operation</b>	—	25	MHz	<a href="#">7</a>
DS1	DSPI_SCK output cycle time	$2 \times t_{BUS}$	—	ns	<a href="#">3</a>
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{SCK}/2) - 4$	—	ns	<a href="#">4</a>
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{SCK}/2) - 4$	—	ns	<a href="#">5</a>
DS5	DSPI_SCK to DSPI_SOUT valid	—	10		
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. Normal pads
3. The SPI module is clocked by the system clock
4. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
5. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC]
6. Open Drain pads: SIN: PTC7, SOUT:PTC6
7. Fast pads: SIN: PTD7, SOUT:PTD6, SCK: PTD5, PCS:PTD4

**Figure 16. DSPI classic SPI timing — master mode****Table 29. Slave mode DSPI timing (full voltage range)**

Symbol	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.7	3.6	V	
	<b>Frequency of operation</b>	—	9.375	MHz	<a href="#">1</a>

*Table continues on the next page...*

64 LQFP	48 QFP	32 QFN	32 LQFP	Pin Name	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
14	10	—	—	VREFH	VREFH	VREFH							
15	11	—	—	VREFL	VREFL	VREFL							
16	12	—	—	VSSA	VSSA	VSSA							
17	13	—	—	PTE29	CMP1_IN5/ CMP0_IN5	CMP1_IN5/ CMP0_IN5	PTE29		FTM0_CH2		FTM_CLKIN0		
18	14	9	9	PTE30	ADC1_SE4/ CMP1_IN4/ DAC0_OUT	ADC1_SE4/ CMP1_IN4/ DAC0_OUT	PTE30		FTM0_CH3		FTM_CLKIN1		
19	—	—	—	PTE31	ADC0_SE14/ CMP0_IN4	ADC0_SE14/ CMP0_IN4	PTE31						
20	15	10	10	PTE24	DISABLED		PTE24	CAN0_TX	FTM0_CH0		I2C0_SCL	EWM_OUT_b	
21	16	11	11	PTE25/ LLWU_P21	DISABLED		PTE25/ LLWU_P21	CAN0_RX	FTM0_CH1		I2C0_SDA	EWM_IN	
22	17	12	12	PTA0	SWD_CLK	SWD_CLK	PTA0	UART0_CTS_b	FTM0_CH5		EWM_IN		SWD_CLK
23	18	13	13	PTA1	DISABLED		PTA1	UART0_RX	FTM2_CH0	CMP0_OUT	FTM2_QD_PHA	FTM1_CH1	FTM4_CH0
24	19	14	14	PTA2	DISABLED		PTA2	UART0_TX	FTM2_CH1	CMP1_OUT	FTM2_QD_PHB	FTM1_CH0	FTM4_CH1
25	20	15	15	PTA3	SWD_DIO	SWD_DIO	PTA3	UART0_RTS_b	FTM0_CH0	FTM2_FLT0	EWM_OUT_b		SWD_DIO
26	21	16	16	PTA4/ LLWU_P3	NMI_b	NMI_b	PTA4/ LLWU_P3		FTM0_CH1	FTM4_FLT0	FTM0_FLT3		NMI_b
27	—	—	—	PTA5	DISABLED		PTA5		FTM0_CH2	FTM5_FLT0			
28	—	—	—	PTA12	DISABLED		PTA12	CAN0_TX	FTM1_CH0				FTM1_QD_PHA
29	—	—	—	PTA13/ LLWU_P4	DISABLED		PTA13/ LLWU_P4	CAN0_RX	FTM1_CH1				FTM1_QD_PHB
30	22	—	—	VDD	VDD	VDD							
31	23	—	—	VSS	VSS	VSS							
32	24	17	17	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0		FTM3_CH2	
33	25	18	18	PTA19	XTAL0	XTAL0	PTA19	FTM0_FLT0	FTM1_FLT0	FTM_CLKIN1		LPTMR0_ALT1	
34	26	19	19	PTA20	RESET_b		PTA20						RESET_b
35	27	20	20	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8	ADC0_SE8/ ADC1_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_PHA	UART0_RX
36	28	21	21	PTB1	ADC0_SE9/ ADC1_SE9	ADC0_SE9/ ADC1_SE9	PTB1	I2C0_SDA	FTM1_CH1	FTM0_FLT2	EWM_IN	FTM1_QD_PHB	UART0_TX
37	29	—	—	PTB2	ADC0_SE10/ ADC1_SE10/ ADC1_DM2	ADC0_SE10/ ADC1_SE10/ ADC1_DM2	PTB2	I2C0_SCL	UART0_RTS_b	FTM0_FLT1		FTM0_FLT3	
38	30	—	—	PTB3	ADC1_SE2/ ADC1_DP2	ADC1_SE2/ ADC1_DP2	PTB3	I2C0_SDA	UART0_CTS_b			FTM0_FLT0	

**Pinout**

<b>64 LQFP</b>	<b>48 QFP</b>	<b>32 QFN</b>	<b>32 LQFP</b>	<b>Pin Name</b>	<b>DEFAULT</b>	<b>ALT0</b>	<b>ALT1</b>	<b>ALT2</b>	<b>ALT3</b>	<b>ALT4</b>	<b>ALT5</b>	<b>ALT6</b>	<b>ALT7</b>
39	31	—	—	PTB16	DISABLED		PTB16		UART0_RX	FTM_CLKIN2	CAN0_TX	EWM_IN	
40	32	—	—	PTB17	DISABLED		PTB17		UART0_TX	FTM_CLKIN1	CAN0_RX	EWM_OUT_b	
41	—	—	—	PTB18	DISABLED		PTB18	CAN0_TX		FTM3_CH2			
42	—	—	—	PTB19	DISABLED		PTB19	CAN0_RX		FTM3_CH3			
43	33	—	—	PTC0	ADC1_SE11	ADC1_SE11	PTC0	SPI0_PCS4	PDB_EXTRG0		CMP0_OUT	FTM0_FLT0	SPI0_PCS0
44	34	22	22	PTC1/ LLWU_P6	ADC1_SE3	ADC1_SE3	PTC1/ LLWU_P6	SPI0_PCS3	UART1_RTS_b	FTM0_CH0	FTM2_CH0		
45	35	23	23	PTC2	ADC0_SE11/ CMP1_IN0	ADC0_SE11/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_CTS_b	FTM0_CH1	FTM2_CH1		
46	36	24	24	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	FTM3_FLT0	
47	—	—	—	VSS	VSS	VSS							
48	—	—	—	VDD	VDD	VDD							
49	37	25	25	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	
50	38	26	26	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ALT2			CMP0_OUT	FTM0_CH2
51	39	27	27	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB_EXTRG1		UART0_RX		I2C0_SCL
52	40	28	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN			UART0_TX		I2C0_SDA
53	—	—	—	PTC8	ADC1_SE14/ CMP0_IN2	ADC1_SE14/ CMP0_IN2	PTC8		FTM3_CH4				
54	—	—	—	PTC9	ADC1_SE15/ CMP0_IN3	ADC1_SE15/ CMP0_IN3	PTC9		FTM3_CH5				
55	—	—	—	PTC10	ADC1_SE16	ADC1_SE16	PTC10		FTM5_CH0	FTM5_QD_PHA			
56	—	—	—	PTC11/ LLWU_P11	ADC1_SE17	ADC1_SE17	PTC11/ LLWU_P11		FTM5_CH1	FTM5_QD_PHB			
57	41	—	—	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART0_CTS_b	FTM0_CH0	UART1_RX	FTM3_CH0	
58	42	—	—	PTD1	ADC0_SE2	ADC0_SE2	PTD1	SPI0_SCK	UART0_RTS_b	FTM0_CH1	UART1_TX	FTM3_CH1	
59	43	—	—	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UART0_RX	FTM0_CH2		FTM3_CH2	I2C0_SCL
60	44	—	—	PTD3	DISABLED		PTD3	SPI0_SIN	UART0_TX	FTM0_CH3		FTM3_CH3	I2C0_SDA
61	45	29	29	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UART0_RTS_b	FTM0_CH4	FTM2_CH0	EWM_IN	SPI0_PCS0
62	46	30	30	PTD5	ADC0_SE3	ADC0_SE3	PTD5	SPI0_PCS2	UART0_CTS_b	FTM0_CH5	FTM2_CH1	EWM_OUT_b	SPI0_SCK
63	47	31	31	PTD6/ LLWU_P15	ADC1_SE6	ADC1_SE6	PTD6/ LLWU_P15	FTM4_CH0	UART0_RX	FTM0_CH0	FTM1_CH0	FTM0_FLT0	SPI0_SOUT
64	48	32	32	PTD7	DISABLED		PTD7	FTM4_CH1	UART0_TX	FTM0_CH1	FTM1_CH1	FTM0_FLT1	SPI0_SIN

## 5.2 KV11 Pinouts

The following figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 18. 64 LQFP Pinout Diagram

## 8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 8.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	—	7	pF

## 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- *Operating ratings* apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 8.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

## 8.5 Result of exceeding a rating



## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

**How to Reach Us:**

**Home Page:**  
[freescale.com](http://freescale.com)

**Web Support:**  
[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

“Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale, Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2014-2015 Freescale Semiconductor, Inc.

Document Number KV11P64M75  
Revision 3, 06/2015

