

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, CSIO, EBI/EMI, Ethernet, I ² C, LINbus, SD, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2cc8h0agv2000a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



$ \begin{array}{c c c c c c } \hline \text{LQQ116} & \text{LQP176} & \text{LQS144} & \text{LBE192} & \begin{array}{c c c c c c } & \begin{array}{c c c c c } & \begin{array}{c c c c } & \begin{array}{c c c c } & \begin{array}{c c } & \end{array}{} & \begin{array}{c c } & \begin{array}{c c } & \begin{array}{c c } & \end{array}{} & \begin{array}{c c } & \begin{array}{c c } & \end{array}{} & \begin{array}{c c } & \end{array}{} & \begin{array}{c c } & \begin{array}{c c } & \end{array}{} & \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \end{array}{} \\ \hline \end{array}{} \\ \hline \end{array}{} 27 & & \begin{array}{c c } & \begin{array}{c c } & \end{array}{} & \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \end{array}{} & \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \end{array}{} \\ \hline \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \end{array}{} & \end{array}{} \\ \hline \end{array}{} 28 & \begin{array}{c c } & \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \end{array}{} & \end{array}{} & \end{array}{} \\ \end{array}{} 28 & \begin{array}{c c } & \end{array}{} & \end{array}{} & \begin{array}{c c } & \end{array}{} & \end{array}{} & \end{array}{} \\ \end{array}{} 29 & \end{array}{} \end{array}{} \end{array}{} \begin{array}{c c } & \end{array}{} 29 & \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{} \end{array}{}$		Pin N	umber		D' N	.i/O	Pin State
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	27	_	-	_		F	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	21	_	_	_			1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	28	-	-	-		E	I
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	29	-	-	-		E	I
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	30	21	18	63			к
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	50	21	10	65			IX.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						_	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	31	22	19	G4		E	K
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					ADTG_1		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	22	22	20	<u> </u>	SCK14_0		1
33 - - MCLKOUT_0 P5C TIOA11_2 E I 33 - - MADATA28_0 RTCCO_1 SUBOUT_1 E I 34 24 - G6 RX0_1 TIOA13_2 INT03_2 MDQM2_0 I2SDI0_0 E K 35 25 - H4 TIOB13_2 MDQM3_0 I2SCK0_0 E I 36 26 21 H2 BIN2_1 INT19_0 L K	32	23	20	Go	(SCL14_0)	L	I
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{cccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	33	-	-	-		E	I
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			-				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						4	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						4	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	34	24	-	G6		E	К
35 25 - H4 I2SDI0_0 F31 TX0_1 E I 35 25 - H4 TIOB13_2 I2SCK0_0 E I 36 26 21 H2 BIN2_1 INT19_0 L K						-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						4	
35 25 - H4 TX0_1 TIOB13_2 BINQM3_0 E I 36 26 21 H2 BIN2_1 INT19_0 L K							
35 25 - H4 TIOB13_2 MDQM3_0 E I 36 26 21 H2 BIN2_1 INT19_0 L K							
MDQM3_0 I2SCK0_0 P32 BIN2_1 L K	35	25	-	Н4		F	1
I2SCK0_0 BIN2_1 INT19_0		25	_	114			'
36 26 21 H2 <u>P32</u> <u>BIN2_1</u> L K						1	
36 26 21 H2 BIN2_1 L K							
36 26 21 H2 INT19_0 L K						1.	
	36	26	21	H2		1 L	К
					S_DATA1_0	1	



	Pin N	umber		D : 11	I/O	Pin State
LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type	Туре
				P33		
37	27	22	J1	FRCK0_0	L	I
57	21	22	51	ZIN2_1		1
				S_DATA0_0		
				P34		
38	28	23	H3	IC03_0	- L	к
00	20	20	110	INT00_1		
				S_CLK_0		
39	29	24	H1	VCC	-	-
40	30	25	H5	VSS	-	-
				P35	_	
41	31	26	H6	IC02_0	- L	К
				INT01_1	_	
				S_CMD_0		
				P36	-	
42	32	27	J5	IC01_0	– L	К
				INT02_1	_	
				S_DATA3_0 P37		
				IC00_0	-	
43	33	28	J4	INT03_1	- L	K
				S_DATA2_0	-	
				P38		
				ADTG_2	_	
44	34	29	J3	DTTIOX_0	E	I
				S_WP_0	-	
				P39		
				SIN2_1	-	
				RTO00_0		
				(PPG00_0)		
45	35	30	J2	TIOA0_1	G	К
				AIN3_1		
				INT16_1		
				S_CD_0		
				MAD24_0		
				P3A		
				SOT2_1		
				(SDA2_1)		
				RTO01_0		
46	36	31	K1	(PPG00_0)	G	K
				TIOA1_1		
				BIN3_1		
				INT17_1		
				MAD23_0		
				P3B	4	
				SCK2_1		
				(SCL2_1)	4	
				RTO02_0		
47	37	32	K2	(PPG02_0)	G	к
		-		TIOA2_1	-	
				ZIN3_1	-	
				INT18_1	-	
				MAD22_0	-	
				MNALE_0		



	Pin N	umber		Dia Mara	I/O	Pin State
LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type	Туре
				P3C		
				SIN13_0	-	
				RTO03_0		
48	38	33	К3	(PPG02_0)	G	К
				TIOA3_1		
				INT19_1	-	
				MAD21_0	-	
				MNCLE_0 P3D		
				SOT13_0		
				(SDA13_0)		
				RTO04_0		
49	39	34	K4	(PPG04_0)	G	I
				TIOA4_1		
				MAD20_0		
				MNWEX_0		
				P3E		
				SCK13_0		
				(SCL13_0)		
50	40	35	L1	RTO05_0	G	I
50	40		L I	(PPG04_0)	0	1
				TIOA5_1	-	
				MAD19_0	-	
				MNREX_0		
				P5D	-	
				SIN10_1	-	
51	41	-	L2	TIOB11_2	E	К
				INT01_2		
				MADATA29_0 I2SMCLK0_0	-	
				P5E		
				SOT10_1		
				(SDA10_1)		
52	42	-	L3	TIOA12_2	E	I
				MADATA30_0		
				I2SDO0_0		
				P5F		
				SCK10_1		
50	40		MO	(SCL10_1)		
53	43	-	M2	TIOB12_2	E	I
				MADATA31_0		
				I2SWS0_0		
54	44	36	M1	VSS	-	-
55	45	37	N1	VCC	-	-
				P40	4	
				SIN3_1	4	
				RTO10_0		
56	46	38	N2	(PPG10_0)	G	К
-	-	-			-	
				AINO_0	4	
				INT23_0	4	
				MCSX7_0		



	Pin N	umber			I/O	Pin State			
LQQ216	LQP176	LQS144	LBE192	Pin Name	Circuit Type	Туре			
				PCB					
190	158	128	A7	INT28_0	L	W			
				E_COUT					
101	150	120	07	PCC	ĸ	V			
191	159	129	C7	E_TCK	- r	v			
			PCD						
				SOT4_1					
192	160	130	A6	(SDA4_1)	L	W			
				INT14_0					
				E_TXER					
				PCE					
				SIN4_1					
193	161	131	D7		- L	W			
				INT15_0	_				
				E_TX03					
				PCF	_				
194	162	132	E7	RTS4_1	- L	W			
101	102	102		INT12_0	_				
				E_TX02					
				PD0					
195	163	133	F7	INT30_1	L	W			
				E_TX01					
				PD1					
196	164	134	B6	INT31_1	1	L	W		
100	101	101	20	E_TX00					
				PD2					
				CTS4_1					
197	165	135	C6	FRCK2_1	- L	V			
					_				
				E_TXEN					
				P6E	_				
				ADTG_5	_				
				SCK4_1					
198	166	136	D6	(SCL4_1)	E	W			
				IC23_1					
				INT29_0		1	7		
			E_PPS						
				P6D					
				SCK14_1					
199	-	-	-	(SCL14_1)	E	I			
				IC22_1					
				TIOB6_2					
				P6C					
				SOT14_1					
200	_	_	_	(SDA14_1)	E	1			
200			- (SDA14_1) E IC21_1						
				TIOA6_2					
				P6B	-				
001				SIN14_1	┥				
201	-	-	-	IC20_1	E	К			
				TIOB7_2	4				
				INT14_2					
				P6A	_				
202	-	-	-	DTTI2X_1	E	I			
				TIOA7_2					
				P69		1			
000				RTO20_1	1 _				
203	-	-	-	(PPG20_1)	E	I			
				TIOB14_2	1				
	1								



	Pin N	umber		Pin Name	I/O Circuit	Pin State
LQQ216	LQP176	LQS144	LBE192	Pin Name	Туре	Туре
216	176	144	B1		-	-
-	-	-	E1		-	-
-	-	-	G1		-	-
-	-	-	P7		-	-
-	-	-	P11		-	-
-	-	-	L14		-	-
-	-	-	A11		-	-
-	-	-	A5		-	-
-	-	-	N7	VSS	-	-
-	-	-	M7		-	-
-	-	-	L7		-	-
-	-	-	K7		-	-
-	-	-	J7		-	-
	-	-	G7		-	-
-	-	-	H7		-	-
-	-	-	H8		-	-
-	-	-	G8		-	-




				Pin N	umber	
Module	Pin Name	Function	LQQ 216	LQP 176	LQS 144	LBE 192
	X0	Main clock (oscillation) input pin	106	86	70	P12
	X1	Main clock (oscillation) I/O pin	107	87	71	P13
Clock	X0A	Sub clock (oscillation) input pin	73	58	50	P5
Olocik	X1A	Sub clock (oscillation) I/O pin	74	59	51	P6
	CROUT_0	Built-in High-speed CR-oscillation	157	127	103	D13
	CROUT_1	clock output port	184	152	122	E8
	AVCC	A/D converter and D/A converter analog power-supply pin	110	90	74	M13
Analog power	AVRL	A/D converter analog reference voltage input pin	112	92	76	L13
	AVRH	A/D converter analog reference voltage input pin	113	93	77	L12
VBAT power	VBAT	VBAT power supply pin Backup power supply (battery etc.) and system power supply	75	60	52	P8
Analog GND	AVSS	A/D converter and D/A converter GND pin	111	91	75	M12
C pin	С	Power supply stabilization capacity pin	62	52	44	P2

Note:

 While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.



5. I/O Circuit Type







6. Handling Precautions

Every semiconductor device has a characteristic, inherent rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins that connect semiconductor devices to power supply and I/O functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions, if present for extended periods of time, can damage the device; therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power-supply pin or ground pin.



Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent this, do the following:

- 1. Avoid exposure to rapid temperature changes, which can cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
- 3. When Dry Packages are opened, it is recommended to have humidity between 40% and 70%.
- 4. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in these aluminum laminate bags for storage.
- 5. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons, and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, and the use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.



		Pin	•		- +4	Va	alue											
Parameter	Symbol	Name	Condition	าร	Frequency*4	Typ*1	Max* ²	Unit	Remarks									
					200 MHz	128	236	mA										
				*5	192 MHz	123	230	mA										
												180 MHz	116	221	mA			
												160 MHz	102	205	mA			
					144 MHz	93	193	mA										
					120 MHz	79	175	mA	*3									
					100 MHz	67	161	mA	When all peripheral									
				*6	80 MHz	54	145	mA	clocks are on									
				0	60 MHz	42	130	mA										
					40 MHz	30	115	mA										
					20 MHz	17	99	mA										
			Normal operation *7,*8 (PLL)	Normal	Normal	Normal	Normal	Normal	Normal	Normal	Normal	Normal		8 MHz	9.2	90.0	mA	
Power	laa	VCC			4 MHz	6.7	86.9	mA										
supply	lcc	VUU										200 MHz	74	170	mA			
current								*5	192 MHz	71	167	mA						
									1				180 MHz	67	162	mA		
					160 MHz	59	152	mA										
					144 MHz	53	145	mA										
					120 MHz	45	135	mA	*3									
					100 MHz	39	127	mA	When all peripheral									
				*6	80 MHz	32	118	mA	clocks are off									
				0	60 MHz	25	110	mA										
					40 MHz	18	101	mA										
							20 MHz	11	92	mA								
					8 MHz	6.5	86.8	mA										
					4 MHz	5.1	85.0	mA										

Table 12-2 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash Accelerator Mode and Trace Buffer Function Disabled)

*1: T_A = +25 °C, V_{CC} = 3.3 V

*3: When all ports are fixed

*4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

*5: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 11, FBFCR.BE = 0)

*6: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 0)

*7: With data access to a MainFlash memory.

*8: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)



Parameter	Symbol	Pin Name	Conditions	Frequency	Va Typ* ¹	lue Max ^{*2}	Unit	Remarks
					0.56	3.01	mA	*3, *4 T _A = +25°C
	Іссн		Stop mode	-	-	27.03	mA	*3, *4 T _A = +85°C
					-	39.92	mA	*3, *4 T _A = +105°C
					1.40	3.85	mA	*3, *4 T _A = +25°C
			Timer mode ^{*5} (main oscillation)	4 MHz	-	27.87	mA	*3, *4 T _A = +85°C
					-	40.76	mA	*3, *4 T _A = +105°C
					0.95	3.40	mA	*3, *4 T _A = +25°C
			Timer mode (built-in High-speed CR)	4 MHz	-	27.42	mA	*3, *4 T _A = +85°C
Power supply current	Ісст	VCC			-	40.31	mA	*3, *4 T _A = +105°C
				32 kHz	0.57	3.02	mA	*3, *4 T _A = +25°C
			Timer mode ^{*6} (sub oscillation)		-	27.04	mA	*3, *4 T _A = +85°C
					-	39.93	mA	*3, *4 T _A = +105°C
			- .		0.58	3.03	mA	*3, *4 T _A = +25°C
			Timer mode (built-in low-speed CR)	100 kHz	-	27.05	mA	*3, *4 T _A = +85°C
			. ,		-	39.94	mA	*3, *4 T _A = +105°C
					0.57	3.02	mA	*3, *4 T _A = +25°C
	ICCR	ICCR	RTC mode ^{*5} (sub oscillation)	32 kHz	-	27.04	mA	*3, *4 T _A = +85°C
					-	39.93	mA	*3, *4 T _A = +105°C

Table 12-8 Typical and Maximum Current Consumption in Stop Mode, TIMER Mode and RTC Mode

*1: Vcc = 3.3 V

*2: Vcc = 5.5 V

*3: When all ports are fixed

*4: When LVD is off

*5: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

*6: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)




12.4.2 Sub Clock Input Characteristics

 $(V_{BAT} = 1.65V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Falameter	Symbol	Name	Conditions	Min	Тур	Max	Onit	Kennarks	
Input frequency	1/tcyll		-	-	32.768	-	kHz	When crystal oscillator is connected *	
		X0A,	-	32	-	100	kHz	When using external clock	
Input clock cycle	tcyll	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Рwн/tcyll, Pwl/tcyll	45	-	55	%	When using external clock	

*: For more information about crystal oscillator, see Sub crystal oscillator in 7. Handling Devices.



12.4.3 Built-In CR Oscillation Characteristics

Built-In High-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Farameter	Symbol	conditions	Min	Тур	Max	Onit	Rellarks	
	fcrн	T _J = - 20°C to + 105°C	3.92	4	4.08		When trimming *1	
Clock frequency		T _J = - 40°C to + 125°C	3.88	4	4.12	MHz	When unning	
		T _J = - 40°C to + 125°C	3	4	5		When not trimming	
Frequency stabilization time	tcrwt	-	-	-	30	μs	*2	

*1: In the case of using the values in CR trimming area of flash memory at shipment for frequency/temperature trimming

*2: This is the time to stabilize the frequency of the High-speed CR clock after setting trimming value. During this period, it is able to use the High-speed CR clock as a source clock.

Built-In Low-speed CR

(Vcc = 2.7V to 5.5V, Vss = 0V)

Parameter	Symbol Condition			Value		Unit	Remarks
Falalleter	Symbol	Condition	Min Typ	Тур	Max	Unit	Remarks
Clock frequency	fcrl	-	50	100	150	kHz	





Separate Bus Access Asynchronous SRAM Mode

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V)

Parameter	Symbol	Pin Name	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Fill Maille	Conditions	Min	Max		itema ka
MOEX Minimum pulse width	toew	MOEX	-	MCLK×n-3	-	ns	
MCSX ↓ →Address output delay time	tcsl-av	MCSX[7: 0], MAD[24: 0]	-	-9	+9	ns	
MOEX ↑ →Address hold time	toeh - ах	MOEX, MAD[24: 0]	-	0	MCLK×m+9	ns	
MCSX ↓ → MOEX ↓ delay time	t _{CSL} -OEL	MOEX,	-	MCLK×m-9	MCLK×m+9	ns	
MOEX ↑ → MCSX ↑ time	t _{ОЕН} - сѕн	MCSX[7: 0]	-	0	MCLK×m+9	ns	
MCSX ↓ → MDQM ↓ delay time	tcsl - rdqml	MCSX, MDQM[3: 0]	-	MCLK×m-9	MCLK×m+9	ns	
Data set up→MOEX ↑ time	tds - OE	MOEX, MADATA[31: 0]	-	20	-	ns	
MOEX ↑ → Data hold time	tdh - oe	MOEX, MADATA[31: 0]	-	0	-	ns	
MWEX Minimum pulse width	twew	MWEX	-	MCLK×n-3	-	ns	
MWEX ↑ →Address output delay time	twen-ax	MWEX, MAD[24: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MWEX↓delay time	tcsl-wel	MWEX,	-	MCLK×n-9	MCLK×n+9	ns	
MWEX ↑ → MCSX ↑ delay time	tweн - сsн	MCSX[7: 0]	-	0	MCLK×m+9	ns	
MCSX↓→ MDQM↓ delay time	tcsl-wdqml	MCSX, MDQM[3: 0]	-	MCLK×n-9	MCLK×n+9	ns	
MCSX↓→ Data output time	tcsL-DX	MCSX, MADATA[31: 0]	-	MCLK-9	MCLK+9	ns	
MWEX ↑ → Data hold time	tweh - dx	MWEX, MADATA[31: 0]	-	0	MCLK×m+9	ns	

Note:

- When the external load capacitance $C_L = 30 \text{ pF} (m = 0 \text{ to } 15, n = 1 \text{ to } 16)$




NAND Flash Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Pin Name	Conditions	Va	Unit	Remarks	
i arameter	Gymbol	i in Name	Conditions	Min	Max	Onit	itema ka
MNREX Min pulse width	t _{NREW}	MNREX	-	MCLK×n-3	-	ns	
Data set up →MNREX ↑ time	tds – nre	MNREX, MADATA[31: 0]	-	20	-	ns	
MNREX ↑ → Data hold time	t dh – NRE	MNREX, MADATA[31: 0]	-	0	-	ns	
MNALE ↑ → MNWEX delay time	taleh - NWEL	MNALE, MNWEX	-	MCLK×m-9	MCLK×m+9	ns	
MNALE↓→ MNWEX delay time	TALEL - NWEL	MNALE, MNWEX	-	MCLK×m-9	MCLK×m+9	ns	
MNCLE $\uparrow \rightarrow$ MNWEX delay time	tcleh - NWEL	MNCLE, MNWEX	-	MCLK×m-9	MCLK×m+9	ns	
MNWEX ↑ → MNCLE delay time	tnweh - Clel	MNCLE, MNWEX	-	0	MCLK×m+9	ns	
MNWEX Min pulse width	t _{NWEW}	MNWEX	-	MCLK×n-3	-	ns	
$\begin{array}{c} MNWEX \downarrow \rightarrow \\ Data output time \end{array}$	tnwel – DV	MNWEX, MADATA[31: 0]	-	-9	9	ns	
$\begin{array}{l} MNWEX \uparrow \rightarrow \\ Data \ hold \ time \end{array}$	tnweh – dx	MNWEX, MADATA[31: 0]	-	0	MCLK×m+9	ns	


Note:

- When the external load capacitance $C_L = 30 \text{ pF}$ (m = 0 to 15, n = 1 to 16)





















Fast mode Plus (Fm+)

Demonster	Cumhal Canditiana		Fast mode	Plus (Fm+)*6	L Instit	Dementer
Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
SCL clock frequency	fscl		0	1000	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta		0.26	-	μs	
SCL clock L width	t∟ow		0.5	-	μs	
SCL clock H width	tнigн		0.26	-	μs	
SCL clock frequency	t susta		0.26	-	μs	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	thddat	$C_{L} = 30 \text{ pF},$ R = (Vp/I _{OL}) ^{*1}	0	0.45 ^{*2, *3}	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t SUDAT		50	-	ns	
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsusтo		0.26	-	μs	
Bus free time between "Stop condition" and "START condition"	tBUF		0.5	-	μs	
Noise filter	t _{SP}	60 MHz ≤ t _{CYCP} <80 MHz	6 tcycp ^{*4}	-	ns	*5
	LSP.	80 MHz ≤ t _{CYCP} ≤100 MHz	8 tcycp*4	-	ns	5


*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V_p indicates the power supply voltage of the pull-up resistance and Io_L indicates V_{OL} guaranteed current.

*2: The maximum tHDDT must not extend beyond the low period (tLow) of the device's SCL signal.

- *3: The Fast mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns."
- *4: tcYCP is the APB bus clock cycle time. For more information about the APB bus number to which the I²C is connected, see 8.Block Diagram in this data sheet.

To use fast mode plus (Fm+), set the peripheral bus clock at 64 MHz or more.

- *5: The noise filter time can be changed by register settings. Change the number of the noise filter steps according to the APB bus clock frequency.
- *6: When using fast mode plus (Fm+), set the I/O pin to the mode corresponding to I²C Fm+ in the EPFR register. See Chapter 12: I/O Port in FM4 Family Peripheral Manual Main Part (002-04856) for the details.





Slave Mode Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Val	ue	Unit	Remarks
Farameter	Symbol	Fin Name	Conditions	Min	Max	Unit	Remarks
Input frequency	fscyc	I2SCK	-	-	12.288	MHz	
Input clock pulse width	tsнw	I2SCK		45	55	%	
input clock puise width	tslw	12301	-	45	55	%	
I2SWS→I2SCK Setup time	tsFI	I2SCK, I2SWS	-	8	-	ns	
I2SWS→I2SCK Hold time	t _{HFI}	I2SCK, I2SWS	-	0	-	ns	
I2SCK ↑ →I2SDO Delay time ^{*1}	tddo	I2SCK, I2SDO	-	0	32	ns	
I2SCK ↑ →I2SDO Delay Time ^{*2}	tdfb1	1230K, 12300	-	0	32	ns	
I2SDI→I2SCK↓ Setup time	t _{SDI}	I2SCK, I2SDI	-	8	-	ns	
I2SDI→I2SCK↓ Hold time	thdi	123CK, 123DI	-	0	-	ns	
Input signal rise time	tri	I2SCK,	-	-	5	ns	
Input signal fall time	t _{FI}	I2SWS, I2SDI	-	-	5	ns	

*1: Except for the first bit of transmission frame

*2: When FSPH bit = 1.

Notes:

- When the external load capacitance $C_L = 20 \, pF$


When I2SWS = 48 kHz, I2MCLK = 256 × I2SWS
 Frame synchronization signal (I2SWS) is settable to 48 kHz, 32 kHz, 16 kHz. See Chapter 7-2: PS (Inter-IC Sound bus)
 Interface in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the details.



I2SMCLK Input Characteristics

(Vcc = 2.7V to 5.5V, Vss = 0V)

Parameter	Symbol Pin		Conditions	Va	lue	Unit	Remarks	
Farameter	Symbol	Name Conditions Min Max		Max	Unit	Reindiks		
Input frequency	f _{CHS}	I2SMCK	-	-	25	MHz		
Input clock cycle	t CYLHS	-	-	40	-	ns		
Input clock pulse width	-	-	Pwhs/tcylhs Pwls/tcylhs	45	55	%	When using external clock	
Input clock rise time and fall time	tcrs t _{CRS}	-	-	-	5	ns	When using external clock	



I2SMCLK Output Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Name	Conditions	Min	Max	Unit	Reillai KS
Output frequency	f _{CHS}	I2SMCK	-	-	12.288	MHz	



12.11.2 Recovery Cause: Reset

The time from reset release to the program operation start is shown.

Recovery Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

		Va	lue		
Parameter	Symbol	Тур	Max*	Unit	Remarks
Sleep mode		155	266	μs	
High-speed CR Timer mode Main Timer mode PLL Timer mode		155	266	μs	
Low-speed CR Timer mode		315	567	μs	
Sub Timer mode	t RCNT	315	567	μs	
RTC mode Stop mode		315	567	μs	
Deep Standby RTC mode with RAM retention		336	667	μs	without RAM retention
Deep Standby Stop mode with RAM retention		336	667	μs	with RAM retention

*: The maximum value depends on the built-in CR accuracy.

Example of Standby Recovery Operation (when in INITX Recovery)

