

Welcome to [E-XFL.COM](https://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, CSIO, EBI/EMI, Ethernet, I²C, LINbus, SD, SPI, UART/USART, USB
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	152
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	192-LFBGA
Supplier Device Package	192-FBGA (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/s6e2cc9j0agb1000a">https://www.e-xfl.com/product-detail/infineon-technologies/s6e2cc9j0agb1000a</a>

---

12.10	Dual Flash Memory Write/Erase Characteristics .....	192
12.11	Standby Recovery Time .....	193
12.11.1	Recovery Cause: Interrupt/WKUP .....	193
12.11.2	Recovery Cause: Reset .....	195
<b>13.</b>	<b>Ordering Information.....</b>	<b>197</b>
<b>14.</b>	<b>Package Dimensions.....</b>	<b>198</b>
<b>15.</b>	<b>Major Changes.....</b>	<b>202</b>
<b>Document History.....</b>		<b>204</b>
<b>Sales, Solutions, and Legal Information.....</b>		<b>205</b>

Pin Number				Pin Name	I/O Circuit Type	Pin State Type
LQQ216	LQP176	LQS144	LBE192			
172	142	-	C10	P93	S	K
				SCK5_1 (SCL5_1)		
				INT15_1		
				Q_IO0_0		
173	143	-	D10	P94	S	I
				CTS5_1		
				Q_SCK_0		
174	144	-	B9	P95	S	I
				RTS5_1		
				Q_CS0_0		
175	-	-	-	P96	S	K
				RX0_2		
				INT12_2		
				Q_CS1_0		
176	-	-	-	P97	S	K
				TX0_2		
				INT13_2		
				Q_CS2_0		
177	145	115	C9	PC0	K	V
				E_RXER		
178	146	116	B8	PC1	K	V
				TIOB6_0		
				E_RX03		
179	147	117	D9	PC2	K	V
				TIOA6_0		
				E_RX02		
180	148	118	E9	PC3	K	V
				TIOB7_0		
				E_RX01		
181	149	119	F9	PC4	K	V
				TIOA7_0		
				E_RX00		
182	150	120	C8	PC5	K	V
				TIOB14_0		
				E_RXDV		
183	151	121	D8	PC6	K	V
				TIOA14_0		
				E_MDIO		
184	152	122	E8	PC7	E	W
				INT13_0		
				E_MDC		
				CROUT_1		
185	153	123	A10	PC8	K	V
				E_RXCK_REFCK		
186	154	124	F8	PC9	K	V
				TIOB15_0		
				E_COL		
187	155	125	B7	PCA	K	V
				TIOA15_0		
				E_CRS		
188	156	126	A9	ETHVCC	-	-
189	157	127	A8	VSS	-	-

Pin Number				Pin Name	I/O Circuit Type	Pin State Type
LQQ216	LQP176	LQS144	LBE192			
216	176	144	B1	VSS	-	-
-	-	-	E1		-	-
-	-	-	G1		-	-
-	-	-	P7		-	-
-	-	-	P11		-	-
-	-	-	L14		-	-
-	-	-	A11		-	-
-	-	-	A5		-	-
-	-	-	N7		-	-
-	-	-	M7		-	-
-	-	-	L7		-	-
-	-	-	K7		-	-
-	-	-	J7		-	-
--	-	-	G7		-	-
-	-	-	H7		-	-
-	-	-	H8		-	-
-	-	-	G8		-	-

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
External interrupt	INT06_0	External interrupt request 06 input pin	80	65	55	L6
	INT06_1		87	72	-	N9
	INT06_2		103	-	-	-
	INT07_0	External interrupt request 07 input pin	82	67	57	L8
	INT07_1		88	73	-	P9
	INT07_2		102	-	-	-
	INT08_0	External interrupt request 08 input pin	114	94	78	L11
	INT08_1		127	103	-	J9
	INT08_2		119	-	-	-
	INT09_0	External interrupt request 09 input pin	123	99	83	J13
	INT09_1		128	104	-	H10
	INT09_2		120	-	-	-
	INT10_0	External interrupt request 10 input pin	130	106	86	H9
	INT10_1		138	112	-	G13
	INT10_2		149	-	-	-
	INT11_0	External interrupt request 11 input pin	133	109	89	G14
	INT11_1		139	113	-	F14
	INT11_2		151	-	-	-
	INT12_0	External interrupt request 12 input pin	194	162	132	E7
	INT12_1		169	139	-	C11
	INT12_2		175	-	-	-
	INT13_0	External interrupt request 13 input pin	184	152	122	E8
	INT13_1		170	140	-	D11
	INT13_2		176	-	-	-
	INT14_0	External interrupt request 14 input pin	192	160	130	A6
	INT14_1		171	141	-	B10
	INT14_2		201	-	-	-
	INT15_0	External interrupt request 15 input pin	193	161	131	D7
	INT15_1		172	142	-	C10
	INT15_2		206	-	-	-
	INT16_0	External interrupt request 16 input pin	25	20	17	G2
	INT16_1		45	35	30	J2
	INT17_0	External interrupt request 17 input pin	30	21	18	G3
	INT17_1		46	36	31	K1
	INT18_0	External interrupt request 18 input pin	31	22	19	G4
	INT18_1		47	37	32	K2
	INT19_0	External interrupt request 19 input pin	36	26	21	H2
	INT19_1		48	38	33	K3
	INT20_0	External interrupt request 20 input pin	91	76	60	K9
	INT20_1		89	74	-	M9

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
External interrupt	INT21_0	External interrupt request 21 input pin	96	79	63	L10
	INT21_1		90	75	-	L9
	INT22_0	External interrupt request 22 input pin	99	82	66	N11
	INT22_1		78	63	-	K5
	INT23_0	External interrupt request 23 input pin	56	46	38	N2
	INT23_1		79	64	-	K6
	INT24_0	External interrupt request 24 input pin	147	121	97	F13
	INT24_1		131	107	87	H12
	INT25_0	External interrupt request 25 input pin	153	123	99	E11
	INT25_1		117	97	81	K14
	INT26_0	External interrupt request 26 input pin	156	126	102	D12
	INT26_1		142	116	92	G10
	INT27_0	External interrupt request 27 input pin	157	127	103	D13
	INT27_1		143	117	93	G9
	INT28_0	External interrupt request 28 input pin	190	158	128	A7
	INT28_1		207	167	-	E6
	INT29_0	External interrupt request 29 input pin	198	166	136	D6
	INT29_1		208	168	-	B5
	INT30_0	External interrupt request 30 input pin	209	169	137	C5
	INT30_1		195	163	133	F7
	INT31_0	External interrupt request 31 input pin	212	172	140	B3
	INT31_1		196	164	134	B6
	NMIX	Non-maskable interrupt input pin	158	128	104	C13

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
Multi- Function Serial 3	SIN3_0	Multi-function serial interface ch 3 input pin	25	20	17	G2
	SIN3_1		56	46	38	N2
	SOT3_0 (SDA3_0)	Multi-function serial interface ch 3 output pin  This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I <sup>2</sup> C (operation mode 4).	24	19	16	F6
	SOT3_1 (SDA3_1)		57	47	39	N3
	SCK3_0 (SCL3_0)	Multi-function serial interface ch 3 clock I/O pin  This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	23	18	15	F5
	SCK3_1 (SCL3_1)		58	48	40	M3
Multi- Function Serial 4	SIN4_0	Multi-function serial interface ch 4 input pin	212	172	140	B3
	SIN4_1		193	161	131	D7
	SOT4_0 (SDA4_0)	Multi-function serial interface ch 4 output pin  This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I <sup>2</sup> C (operation mode 4).	211	171	139	C4
	SOT4_1 (SDA4_1)		192	160	130	A6
	SCK4_0 (SCL4_0)	Multi-function serial interface ch 4 clock I/O pin  This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	210	170	138	B4
	SCK4_1 (SCL4_1)		198	166	136	D6
	CTS4_0	Multi-function serial interface ch 4 CTS input pin	208	168	-	B5
	CTS4_1		197	165	135	C6
	RTS4_0	Multi-function serial interface ch 4 RTS output pin	209	169	137	C5
	RTS4_1		194	162	132	E7

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
Multi- Function Serial 13	SIN13_0	Multi-function serial interface ch 13 input pin	48	38	33	K3
	SIN13_1		206	-	-	-
	SOT13_0 (SDA13_0)	Multi-function serial interface ch 13 output pin	49	39	34	K4
	SOT13_1 (SDA13_1)	This pin operates as SOT13 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA13 when it is used in an I <sup>2</sup> C (operation mode 4).	205	-	-	-
	SCK13_0 (SCL13_0)	Multi-function serial interface ch 13 clock I/O pin	50	40	35	L1
	SCK13_1 (SCL13_1)	This pin operates as SCK13 when it is used in a CSIO (operation mode 2) and as SCL13 when it is used in an I <sup>2</sup> C (operation mode 4).	204	-	-	-
Multi- Function Serial 14	SIN14_0	Multi-function serial interface ch 14 input pin	30	21	18	G3
	SIN14_1		201	-	-	-
	SOT14_0 (SDA14_0)	Multi-function serial interface ch 14 output pin	31	22	19	G4
	SOT14_1 (SDA14_1)	This pin operates as SOT14 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA14 when it is used in an I <sup>2</sup> C (operation mode 4).	200	-	-	-
	SCK14_0 (SCL14_0)	Multi-function serial interface ch 14 clock I/O pin	32	23	20	G5
	SCK14_1 (SCL14_1)	This pin operates as SCK14 when it is used in a CSIO (operation mode 2) and as SCL14 when it is used in an I <sup>2</sup> C (operation mode 4).	199	-	-	-
Multi- Function Serial 15	SIN15_0	Multi-function serial interface ch 15 input pin	59	49	41	L4
	SIN15_1		19	-	-	-
	SOT15_0 (SDA15_0)	Multi-function serial interface ch 15 output pin	60	50	42	M4
	SOT15_1 (SDA15_1)	This pin operates as SOT15 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA15 when it is used in an I <sup>2</sup> C (operation mode 4).	20	-	-	-
	SCK15_0 (SCL15_0)	Multi-function serial interface ch 15 clock I/O pin	61	51	43	N4
	SCK15_1 (SCL15_1)	This pin operates as SCK15 when it is used in a CSIO (operation mode 2) and as SCL15 when it is used in an I <sup>2</sup> C (operation mode 4).	21	-	-	-


Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
Reset	INITX	External reset Input pin A reset is valid when INITX = L.	72	57	49	N5
Mode	MD1	Mode 1 pin During serial programming to flash memory, MD1 = L must be input.	104	84	68	N13
	MD0	Mode 0 pin During normal operation, MD0 = L must be input. During serial programming to flash memory, MD0 = H must be input.	105	85	69	N12
Power	VCC	Power supply pin	1	1	1	C1
			39	29	24	H1
			55	45	37	N1
			64	54	46	P4
			109	89	73	M14
			137	-	-	-
			163	133	109	A13
	USBVCC0	3.3V power supply port for USB I/O	213	173	141	A4
	USBVCC1		159	129	105	E14
	ETHVCC	Power supply pin for Ethernet I/O	188	156	126	A9
GND	VSS	GND pin	40	30	25	H5
			54	44	36	M1
			63	53	45	P3
			108	88	72	N14
			136	-	-	-
			162	132	108	B14
			189	157	127	A8
			216	176	144	B1
			-	-	-	E1
			-	-	-	G1
			-	-	-	P7
			-	-	-	P11
			-	-	-	L14
			-	-	-	A11
			-	-	-	A5
			-	-	-	N7
			-	-	-	M7
			-	-	-	K7
			-	-	-	J7
			-	-	-	G7
			-	-	-	H7
			-	-	-	H8
			-	-	-	G8

## 9. Memory Size

See Memory size in 1. Product Lineup to confirm the memory size.

## 10. Memory Map

### Memory Map (1)



Pin Status Type	Function Group	Power-On Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State	Deep Standby RTC mode or Deep Standby Stop mode State	Return from Deep Standby mode State					
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable					
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1					
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-			
P	Analog input selected	Hi-Z	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled	Hi-Z/internal input fixed at 0/ analog input enabled				
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z/WKUP input enabled	GPIO selected				
	Resource other than above selected					Hi-Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0					
	GPIO selected												
Q	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z/WKUP input enabled	WKUP input enabled				
	External interrupt enable selected						Hi-Z/internal input fixed at 0	Hi-Z/internal input fixed at 0	GPIO selected				
	Resource other than above selected	Hi-Z	Hi-Z/input enabled	Hi-Z/input enabled		Hi-Z/internal input fixed at 0							
	GPIO selected												
R	GPIO selected	Hi-Z	Hi-Z/input enabled	Hi-Z/input enabled	Maintain previous state	Maintain previous state	Hi-Z/internal input fixed at 0	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	GPIO selected			
	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Hi-Z at transmission/ input enabled/ internal input fixed at 0 at reception	Hi-Z at transmission/ input enabled/ internal input fixed at 0 at reception	Hi-Z at transmission/ input enabled/ internal input fixed at 0 at reception	Hi-Z/ input enabled	Hi-Z/ input enabled	Hi-Z/ input enabled			

**Table 12-8 Typical and Maximum Current Consumption in Stop Mode, TIMER Mode and RTC Mode**

Parameter	Symbol	Pin Name	Conditions	Frequency	Value		Unit	Remarks	
					Typ* <sup>1</sup>	Max* <sup>2</sup>			
Power supply current	I <sub>CCH</sub>	V <sub>CC</sub>	Stop mode	-	0.56	3.01	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +25^\circ C$	
					-	27.03	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +85^\circ C$	
					-	39.92	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +105^\circ C$	
	I <sub>CCT</sub>		Timer mode <sup>*<sup>5</sup></sup> (main oscillation)	4 MHz	1.40	3.85	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +25^\circ C$	
					-	27.87	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +85^\circ C$	
					-	40.76	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +105^\circ C$	
	I <sub>CR</sub>		Timer mode (built-in High-speed CR)	4 MHz	0.95	3.40	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +25^\circ C$	
					-	27.42	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +85^\circ C$	
					-	40.31	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +105^\circ C$	
	I <sub>CL</sub>		Timer mode <sup>*<sup>6</sup></sup> (sub oscillation)	32 kHz	0.57	3.02	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +25^\circ C$	
					-	27.04	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +85^\circ C$	
					-	39.93	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +105^\circ C$	
	I <sub>CR</sub>		Timer mode (built-in low-speed CR)	100 kHz	0.58	3.03	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +25^\circ C$	
					-	27.05	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +85^\circ C$	
					-	39.94	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +105^\circ C$	
	I <sub>CCR</sub>		RTC mode <sup>*<sup>5</sup></sup> (sub oscillation)	32 kHz	0.57	3.02	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +25^\circ C$	
					-	27.04	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +85^\circ C$	
					-	39.93	mA	* <sup>3</sup> , * <sup>4</sup> $T_A = +105^\circ C$	

\*<sup>1</sup>: V<sub>CC</sub> = 3.3 V

\*<sup>2</sup>: V<sub>CC</sub> = 5.5 V

\*<sup>3</sup>: When all ports are fixed

\*<sup>4</sup>: When LVD is off

\*<sup>5</sup>: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

\*<sup>6</sup>: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)

**12.4.4 Operating Conditions of Main PLL (in the Case of Using Main Clock for Input Clock of PLL)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time* <sup>1</sup> (lock up time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	f <sub>PLL</sub>	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	200	-	400	MHz	
Main PLL clock frequency* <sup>2</sup>	f <sub>CLKPLL</sub>	-	-	200	MHz	

\*1: Time from when the PLL starts operating until the oscillation stabilizes

\*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).

**12.4.5 Operating Conditions of USB/Ethernet PLL - I<sup>2</sup>S PLL (in the Case of Using Main Clock for Input Clock of PLL)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time* <sup>1</sup> (lock up time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	f <sub>PLL</sub>	4	-	16	MHz	
PLL multiplication rate	-	13	-	100	multiplier	
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	200	-	400	MHz	USB/Ethernet
				384	MHz	I <sup>2</sup> S
USB/Ethernet clock frequency * <sup>2</sup>	f <sub>CLKPLL</sub>	-	-	50	MHz	After the M frequency division
I <sup>2</sup> S clock frequency * <sup>3</sup>	f <sub>CLKPLL</sub>	-	-	12.288	MHz	After the M frequency division

\*1: Time from when the PLL starts operating until the oscillation stabilizes

\*2: For more information about USB/Ethernet clock, see Chapter 2-2: USB/Ethernet Clock Generation in FM4 Family Peripheral Manual Communication Macro Part (002-04862).

\*3: For more information about I<sup>2</sup>S clock, see Chapter 7-1: I<sup>2</sup>S Clock Generation in FM4 Family Peripheral Manual Communication Macro Part (002-04862).

#### 12.4.6 Operating Conditions of Main PLL (in the Case of Using Built-in High-Speed CR Clock for Input Clock of Main PLL)

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time <sup>*1</sup> (lock up time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	f <sub>PLL</sub>	3.8	4	4.2	MHz	
PLL multiplication rate	-	50	-	95	multiplier	
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	190	-	400	MHz	
Main PLL clock frequency <sup>*2</sup>	f <sub>CLKPLL</sub>	-	-	200	MHz	

\*1: Time from when the PLL starts operating until the oscillation stabilizes

\*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM4 Family Peripheral Manual Main Part (002-04856).

**Note:**

- The High-speed CR clock (CLKHC) should be set with frequency/temperature trimming to act as the source clock of the Main PLL.

#### 12.4.7 Reset Input Characteristics

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Typ		
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

**Synchronous Serial (SPI = 0, SCINV = 1)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	$V_{CC} < 4.5 V$		$V_{CC} \geq 4.5 V$		Unit
				Min	Max	Min	Max	
Baud rate	-	-	Internal shift clock operation	-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK $\uparrow$ →SOT delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK $\downarrow$ setup time	t <sub>IVSLI</sub>	SCKx, SINx		50	-	30	-	ns
SCK $\downarrow$ →SIN hold time	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK $\uparrow$ →SOT delay time	t <sub>SHOVE</sub>	SCKx, SOTx		-	50	-	30	ns
SIN→SCK $\downarrow$ setup time	t <sub>IVSLE</sub>	SCKx, SINx		10	-	10	-	ns
SCK $\downarrow$ →SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx	External shift clock operation	-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 \text{ pF}$ .

**High-Speed Synchronous Serial (SPI = 0, SCINV = 0)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	$V_{CC} < 4.5V$		$V_{CC} \geq 4.5V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKx	Internal shift clock operation	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$SCK\downarrow \rightarrow SOT$ delay time	$t_{SLOVI}$	SCKx, SOTx		- 10	+ 10	- 10	+ 10	ns
$SIN \rightarrow SCK\uparrow$ setup time	$t_{IVSHII}$	SCKx, SINx		14	-	12.5	-	ns
$SCK\uparrow \rightarrow SIN$ hold time	$t_{SHIXI}$	SCKx, SINx		12.5*	-	5	-	ns
Serial clock L pulse width	$t_{SLSH}$	SCKx		5	-	5	-	ns
Serial clock H pulse width	$t_{SHSL}$	SCKx	External shift clock operation	$2t_{CYCP} - 5$	-	$2t_{CYCP} - 5$	-	ns
$SCK\downarrow \rightarrow SOT$ delay time	$t_{SLOVE}$	SCKx, SOTx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
$SIN \rightarrow SCK\uparrow$ setup time	$t_{IVSHE}$	SCKx, SINx		-	15	-	15	ns
$SCK\uparrow \rightarrow SIN$ hold time	$t_{SHIXE}$	SCKx, SINx		5	-	5	-	ns
SCK fall time	$t_F$	SCKx		5	-	5	-	ns
SCK rise time	$t_R$	SCKx		-	5	-	5	ns
				-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- $t_{CYCP}$  indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:  
 No chip select: SIN4\_0, SOT4\_0, SCK4\_0  
 Chip select: SIN6\_0, SOT6\_0, SCK6\_0, SCS60\_0, SCS61\_0, SCS62\_0, SCS63\_0
- When the external load capacitance  $C_L = 30 \text{ pF}$ . (For \*, when  $C_L = 10 \text{ pF}$ )

**When Using High-Speed Synchronous Serial Chip Select (SCINV = 0, CSLVL = 1)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Conditions	$V_{CC} < 4.5 \text{ V}$		$V_{CC} \geq 4.5 \text{ V}$		Unit
			Min	Max	Min	Max	
$SCS\downarrow \rightarrow SCK\downarrow$ setup time	t <sub>CSSE</sub>	Internal shift clock operation	( <sup>*</sup> 1)-20	( <sup>*</sup> 1)+0	( <sup>*</sup> 1)-20	( <sup>*</sup> 1)+0	ns
$SCK\uparrow \rightarrow SCS\uparrow$ hold time	t <sub>CSHE</sub>		( <sup>*</sup> 2)+0	( <sup>*</sup> 2)+20	( <sup>*</sup> 2)+0	( <sup>*</sup> 2)+20	ns
SCS deselect time	t <sub>CSDE</sub>		( <sup>*</sup> 3)-20 +5t <sub>CYCP</sub>	( <sup>*</sup> 3)+20 +5t <sub>CYCP</sub>	( <sup>*</sup> 3)-20 +5t <sub>CYCP</sub>	( <sup>*</sup> 3)+20 +5t <sub>CYCP</sub>	ns
$SCS\downarrow \rightarrow SCK\downarrow$ setup time	t <sub>CSSE</sub>	External shift clock operation	3t <sub>CYCP</sub> +15	-	3t <sub>CYCP</sub> +15	-	ns
$SCK\uparrow \rightarrow SCS\uparrow$ hold time	t <sub>CSHE</sub>		0	-	0	-	ns
SCS deselect time	t <sub>CSDE</sub>		3t <sub>CYCP</sub> +15	-	3t <sub>CYCP</sub> +15	-	ns
$SCS\downarrow \rightarrow SOT$ delay time	t <sub>DSE</sub>		-	25	-	25	ns
$SCS\uparrow \rightarrow SOT$ delay time	t <sub>DEE</sub>		0	-	0	-	ns



(\*1): CSSU bit value $\times$ serial chip select timing operating clock cycle [ns]

(\*2): CSHD bit value $\times$ serial chip select timing operating clock cycle [ns]

(\*3): CSDS bit value $\times$ serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 \text{ pF}$ .



### High-speed mode

■ Clock CLK (All values are referred to  $V_{IH}$  and  $V_{IL}$ )

( $V_{CC} = 2.7V$  to  $3.6V$ ,  $V_{SS} = 0V$ )

Parameter	Symbol	Pin Name	Condition s	Value		Remarks
				Min	Max	
Clock frequency Data Transfer mode	$f_{PP}$	S_CLK	$C_{CARD} \leq 10$ pF (1card)	0	50	MHz
Clock low time	$t_{WL}$	S_CLK		7	-	ns
Clock high time	$t_{WH}$	S_CLK		7	-	ns
Clock rise time	$t_{TLH}$	S_CLK		-	3	ns
Clock fall time	$t_{THL}$	S_CLK		-	3	ns


■ Card Inputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin Name	Condition s	Value		Remarks
				Min	Max	
Input set-up time	$t_{ISU}$	S_CMD, S_DATA3: 0	$C_{CARD} \leq 10$ pF (1card)	6	-	ns
Input hold time	$t_{IH}$	S_CMD, S_DATA3: 0		2	-	ns

■ Card Outputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin Name	Condition s	Value		Remarks
				Min	Max	
Output delay time during data transfer mode	$t_{ODLY}$	S_CMD, S_DATA3: 0	$C_L \leq 40$ pF (1card)	0	14	ns
Output hold time	$t_{OH}$	S_CMD, S_DATA3: 0	$C_L \geq 15$ pF (1card)	2.5	-	ns
Total system capacitance for each line*	$C_L$	-	1card	-	40	pF

\*: In order to satisfy severe timing, host shall drive only one card.



#### Notes:


- The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this model is the Host.
- For more information about clock frequency ( $f_{PP}$ ), see Chapter 15: SD card Interface in FM4 Family Peripheral Manual Main Part (002-04856).


**RMII Receiving (100 Mbps/10 Mbps)**
 $(ETHV_{CC} = 3.0V \text{ to } 3.6V, 4.5V \text{ to } 5.5V, V_{SS} = 0V, C_L = 25 \text{ pF})$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Reference clock cycle time*	$t_{REFCYC}$	E_RXCK_REFCK	20 ns (typical)	-	-	ns
Reference clock High-pulse-width duty cycle	$t_{REFCYCH}$	E_RXCK_REFCK	$t_{REFCYCH}/t_{REFCYC}$	35	65	%
Reference clock Low-pulse-width duty cycle	$t_{REFCYCL}$	E_RXCK_REFCK	$t_{REFCYCL}/t_{REFCYC}$	35	65	%
Received data → REFCK ↑ Setup time	$t_{RMIIRXS}$	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	4	-	ns
Received data → REFCK ↑ Hold time	$t_{RMIIRXH}$	E_RX03, E_RX02, E_RX01, E_RX00, E_RXDV	-	2	-	ns

\*: The reference clock is fixed to 50 MHz in the RMII specifications.

The clock accuracy should meet the PHY-device specifications.



**Example of Standby Recovery Operation (when in Internal Resource Reset Recovery\*)**


\*: Depending on the low-power consumption mode, the reset issue from the internal resource is not included in the recovery cause.

**Notes:**

- The return factor is different in each low power consumption mode. See Chapter 6: Low Power Consumption mode and Operations of Standby modes in “FM4 Family Peripheral Manual Main Part (002-04856).”
- The recovery process is unique for each operating mode. See Chapter 6: Low Power Consumption mode in FM4 Family Peripheral Manual Main Part (002-04856).
- When the power-on reset/low-voltage detection reset, they are not included in the return factor. See 12.4.8 Power-On Reset Timing.
- In recovering from reset, CPU changes to High-speed Run mode. In the case of using the main clock and PLL clock, they need further main clock oscillation stabilization wait time and oscillation stabilization wait time of Main PLL clock.
- Internal resource reset indicates Watchdog reset and CSV reset.