

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	C166SV2
Core Size	16/32-Bit
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	118
Program Memory Size	1.088MB (1.088M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	90K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-144-4
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc2387c136f100labkxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2011-07 Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



XC238xC Data Sheet

Revision H	listory: V1.3 2011-07
Previous Ve V1.2, 2010- V1.1, 2010-	ersions: -09 -02 Preliminary
Page	Subjects (major changes since last revision)
11	Clarified available Flash and SRAM memory allocation.
76	USIC "QSPI" protocol shortcut removed due to ambiguity (interpreted as Queued SPI or Quad SPI).
106	Relaxed the conditions for short-term deviation of internal clock source frequency $\Delta f_{\rm INT}$.
106	Added startup time from power-on t _{SPO}
109	Removed the 128MHz conditions for N _{WSFLE}
116	Added the minimum PLL free running frequency. Reduced the min/max bandwidth.
136	Added notes on required pad settings for FlexRay operation. Added note on FlexRay operation frequency.
136	Corrected parameter name f(oscdd) to f(osc) in FleyRay timing table.
144	Thermal resistance values updated.

Trademarks

C166[™], TriCore[™] and DAVE[™] are trademarks of Infineon Technologies AG.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table	Fable 6 Pin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
9	P7.3	O0 / I	St/B	Bit 3 of Port 7, General Purpose Input/Output				
	EMUX1	01	St/B	External Analog MUX Control Output 1 (ADC1)				
	U0C1_DOUT	O2	St/B	USIC0 Channel 1 Shift Data Output				
	U0C0_DOUT	O3	St/B	USIC0 Channel 0 Shift Data Output				
	CCU62_CCP OS1A	I	St/B	CCU62 Position Input 1				
	TMS_C	IH	St/B	JTAG Test Mode Selection Input If JTAG pos. C is selected during start-up, an internal pull-up device will hold this pin low when nothing is driving it.				
	U0C1_DX0F	I	St/B	USIC0 Channel 1 Shift Data Input				
10	P8.2	O0 / I	St/B	Bit 2 of Port 8, General Purpose Input/Output				
	CCU60_CC6 2	01	St/B	CCU60 Channel 2 Output				
	TxDC1	O2	St/B	CAN Node 1 Transmit Data Output				
	U1C1_DOUT	O3	St/B	USIC1 Channel 1 Shift Data output				
	CCU60_CC6 2INB	I	St/B	CCU60 Channel 2 Input				
11	P7.1	O0 / I	St/B	Bit 1 of Port 7, General Purpose Input/Output				
	EXTCLK	01	St/B	Programmable Clock Signal Output				
	CCU62_CTR APA	I	St/B	CCU62 Emergency Trap Input				
	BRKIN_C	I	St/B	OCDS Break Signal Input				



XC2387C, XC2388C XC2000 Family / High Line

General Device Information

Table	Fin Definitions and Functions (cont'd)					
Pin	Symbol	Ctrl.	Туре	Function		
69	P2.6	O0 / I	St/B	Bit 6 of Port 2, General Purpose Input/Output		
	U0C0_SELO 0	O1	St/B	USIC0 Channel 0 Select/Control 0 Output		
	U0C1_SELO 1	O2	St/B	USIC0 Channel 1 Select/Control 1 Output		
	CC2_CC19	O3 / I	St/B	CAPCOM2 CC19IO Capture Inp./ Compare Out.		
	A19	ОН	St/B	External Bus Interface Address Line 19		
	U0C0_DX2D	I	St/B	USIC0 Channel 0 Shift Control Input		
	RxDC0D	I	St/B	CAN Node 0 Receive Data Input		
	ESR2_6	I	St/B	ESR2 Trigger Input 6		
70	P4.4	O0 / I	St/B	Bit 4 of Port 4, General Purpose Input/Output		
	U3C0_SELO 2	01	St/B	USIC3 Channel 0 Select/Control 2 Output		
	CC2_CC28	O3 / I	St/B	CAPCOM2 CC28IO Capture Inp./ Compare Out.		
	CS4	ОН	St/B	External Bus Interface Chip Select 4 Output		
	CLKIN2	I	St/B	Clock Signal Input 2		
	U3C0_DX2C	I	St/B	USIC3 Channel 0 Shift Control Input		
71	P4.3	O0 / I	St/B	Bit 3 of Port 4, General Purpose Input/Output		
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output		
	CC2_CC27	O3 / I	St/B	CAPCOM2 CC27IO Capture Inp./ Compare Out.		
	CS3	ОН	St/B	External Bus Interface Chip Select 3 Output		
	RxDC2A	I	St/B	CAN Node 2 Receive Data Input		
	T2EUDA	1	St/B	GPT12E Timer T2 External Up/Down Control Input		
	CCU62_CCP OS2B	I	St/B	CCU62 Position Input 2		



Table	able 6 Pin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
79	P0.1	O0 / I	St/B	Bit 1 of Port 0, General Purpose Input/Output				
	U1C0_DOUT	O1	St/B	USIC1 Channel 0 Shift Data Output				
	TxDC0	O2	St/B	CAN Node 0 Transmit Data Output				
	CCU61_CC6 1	O3	St/B	CCU61 Channel 1 Output				
	A1	ОН	St/B	External Bus Interface Address Line 1				
	U1C0_DX0B	I	St/B	USIC1 Channel 0 Shift Data Input				
	CCU61_CC6 1INA	1	St/B	CCU61 Channel 1 Input				
	U1C0_DX1A	I	St/B	USIC1 Channel 0 Shift Clock Input				
80	P2.8	O0 / I	DP/B	Bit 8 of Port 2, General Purpose Input/Output				
	U0C1_SCLK OUT	O1	DP/B	USIC0 Channel 1 Shift Clock Output				
	EXTCLK	O2	DP/B	Programmable Clock Signal Output				
	CC2_CC21	O3 / I	DP/B	CAPCOM2 CC21IO Capture Inp./ Compare Out.				
	A21	OH	DP/B	External Bus Interface Address Line 21				
	U0C1_DX1D	I	DP/B	USIC0 Channel 1 Shift Clock Input				
81	P4.7	O0 / I	St/B	Bit 7 of Port 4, General Purpose Input/Output				
	CC2_CC31	O3 / I	St/B	CAPCOM2 CC31IO Capture Inp./ Compare Out				
	T4EUDA	I	St/B	GPT12E Timer T4 External Up/Down Control Input				
	CCU61_CCP OS2A	I	St/B	CCU61 Position Input 2				



Table	able 6 Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
84	P10.0	O0 / I	St/B	Bit 0 of Port 10, General Purpose Input/Output					
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output					
	CCU60_CC6 0	O2	St/B	CCU60 Channel 0 Output					
	AD0	OH / IH	St/B	External Bus Interface Address/Data Line 0					
	CCU60_CC6 0INA	I	St/B	CCU60 Channel 0 Input					
	ESR1_2	I	St/B	ESR1 Trigger Input 2					
	U0C0_DX0A	I	St/B	USIC0 Channel 0 Shift Data Input					
	U0C1_DX0A	I	St/B	USIC0 Channel 1 Shift Data Input					
85	P3.0	O0 / I	St/B	Bit 0 of Port 3, General Purpose Input/Output					
	U2C0_DOUT	01	St/B	USIC2 Channel 0 Shift Data Output					
	ESR1_1	I	St/B	ESR1 Trigger Input 1					
	U2C0_DX0A	I	St/B	USIC2 Channel 0 Shift Data Input					
	U2C0_DX1A	I	St/B	USIC2 Channel 0 Shift Clock Input					
86	P10.1	O0 / I	St/B	Bit 1 of Port 10, General Purpose Input/Output					
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output					
	CCU60_CC6 1	O2	St/B	CCU60 Channel 1 Output					
	AD1	OH / IH	St/B	External Bus Interface Address/Data Line 1					
	CCU60_CC6 1INA	I	St/B	CCU60 Channel 1 Input					
	U0C0_DX1A	I	St/B	USIC0 Channel 0 Shift Clock Input					
	U0C0_DX0B	I	St/B	USIC0 Channel 0 Shift Data Input					



Table	Table 6 Pin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
104	P3.6	O0 / I	St/B	Bit 6 of Port 3, General Purpose Input/Output				
	U2C1_DOUT	O1	St/B	USIC2 Channel 1 Shift Data Output				
	U0C0_SELO 6	O3	St/B	USIC0 Channel 0 Select/Control 6 Output				
	U2C1_DX0A	I	St/B	USIC2 Channel 1 Shift Data Input				
	U2C1_DX1B	I	St/B	USIC2 Channel 1 Shift Clock Input				
105	P10.7	O0 / I	St/B	Bit 7 of Port 10, General Purpose Input/Output				
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output				
	CCU60_COU T63	O2	St/B	CCU60 Channel 3 Output				
	AD7	OH / IH	St/B	External Bus Interface Address/Data Line 7				
	U0C1_DX0B	I	St/B	USIC0 Channel 1 Shift Data Input				
	CCU60_CCP OS0A	I	St/B	CCU60 Position Input 0				
	T4INB	I	St/B	GPT12E Timer T4 Count/Gate Input				
106	P0.7	O0 / I	St/B	Bit 7 of Port 0, General Purpose Input/Output				
	U1C1_DOUT	01	St/B	USIC1 Channel 1 Shift Data Output				
	U1C0_SELO 3	O2	St/B	USIC1 Channel 0 Select/Control 3 Output				
	A7	OH	St/B	External Bus Interface Address Line 7				
	U1C1_DX0B	I	St/B	USIC1 Channel 1 Shift Data Input				
	CCU61_CTR APB	I	St/B	CCU61 Emergency Trap Input				
107	P3.7	O0 / I	St/B	Bit 7 of Port 3, General Purpose Input/Output				
	U2C1_DOUT	01	St/B	USIC2 Channel 1 Shift Data Output				
	U2C0_SELO 3	02	St/B	USIC2 Channel 0 Select/Control 3 Output				
	U0C0_SELO 7	O3	St/B	USIC0 Channel 0 Select/Control 7 Output				
	U2C1_DX0B	I	St/B	USIC2 Channel 1 Shift Data Input				



General Device Information

Table	Table 0 Fin Deminitions and Functions (contra)							
Pin	Symbol	Ctrl.	Туре	Function				
138	PORST	1	In/B	Power On Reset Input A low level at this pin resets the XC238xC completely. A spike filter suppresses input pulses <10 ns. Input pulses >100 ns safely pass the filter. The minimum duration for a safe recognition should be 120 ns. An internal pull-up device will hold this pin high when nothing is driving it.				
139	39 ESR1 O0 / I St/B External Service Request 1 After power-up, an internal weak p holds this pin high when nothing is							
	RxDC0E	I	St/B	CAN Node 0 Receive Data Input				
	U1C0_DX0F	I	St/B	USIC1 Channel 0 Shift Data Input				
	U1C0_DX2C	I	St/B	USIC1 Channel 0 Shift Control Input				
	U1C1_DX0C	I	St/B	USIC1 Channel 1 Shift Data Input				
	U1C1_DX2B	Ι	St/B	USIC1 Channel 1 Shift Control Input				
	U2C1_DX2C	I	St/B	USIC2 Channel 1 Shift Control Input				
140	ESR2	O0 / I	St/B	External Service Request 2 After power-up, an internal weak pull-up device holds this pin high when nothing is driving it.				
	RxDC1E	I	St/B	CAN Node 1 Receive Data Input				
	CCU60_CTR APC	I	St/B	CCU60 Emergency Trap Input				
	CCU61_CTR APC	1	St/B	CCU61 Emergency Trap Input				
	CCU62_CTR APC	I	St/B	CCU62 Emergency Trap Input				
	CCU63_CTR APC	1	St/B	CCU63 Emergency Trap Input				
	U1C1_DX0D	I	St/B	USIC1 Channel 1 Shift Data Input				
	U1C1_DX2C	I	St/B	USIC1 Channel 1 Shift Control Input				
	U2C1_DX0E	I	St/B	USIC2 Channel 1 Shift Data Input				
	U2C1_DX2B	I	St/B	USIC2 Channel 1 Shift Control Input				

Table 6 Pin Definitions and Functions (cont'd)



General Device Information

Table 6		Pin Definitions and Functions (cont'd)					
Pin	Symbo	Ctrl.	Туре	Function			
20	V _{DDPA}	DDPA -		Digital Pad Supply Voltage for Domain A Connect decoupling capacitors to adjacent $V_{\text{DDP}}/V_{\text{SS}}$ pin pairs as close as possible to the pins.			
				Note: The A/D_Converters and ports P5, P6 and P15 are fed from supply voltage V_{DDPA} .			
2, 36, 38, 72, 74, 108, 110, 144	V_{DDPB}	-	PS/B	Digital Pad Supply Voltage for Domain B Connect decoupling capacitors to adjacent $V_{\text{DDP}}/V_{\text{SS}}$ pin pairs as close as possible to the pins. Note: The on-chip voltage regulators and all ports except P5, P6 and P15 are fed from supply voltage V_{DDPB} .			
1, 37, 73, 109	V _{SS}	-	PS/	Digital Ground All V_{SS} pins must be connected to the ground-line or ground-plane. Note: Also the exposed pad is connected internally to V_{SS} . To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground. For thermal aspects, please refer to the Data Sheet. Board layout examples are			

 To generate the reference clock output for bus timing measurement, f_{SYS} must be selected as source for EXTCLK and P2.8 must be selected as output pin. Also the high-speed clock pad must be enabled. This configuration is referred to as reference clock output signal CLKOUT.



Functional Description

Up to 24 Kbytes of on-chip Data SRAM (DSRAM) are used for storage of general user data. The DSRAM is accessed via a separate interface and is optimized for data access.

2 Kbytes of on-chip Dual-Port RAM (DPRAM) provide storage for user-defined variables, for the system stack, and for general purpose register banks. A register bank can consist of up to 16 word-wide (R0 to R15) and/or byte-wide (RL0, RH0, ..., RL7, RH7) General Purpose Registers (GPRs).

The upper 256 bytes of the DPRAM are directly bit addressable. When used by a GPR, any location in the DPRAM is bit addressable.

8 Kbytes of on-chip Stand-By SRAM (SBRAM) provide storage for system-relevant user data that must be preserved while the major part of the device is powered down. The SBRAM is accessed via a specific interface and is powered in domain M.

1024 bytes (2 × **512 bytes)** of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are word-wide registers which are used to control and monitor functions of the different on-chip units. Unused SFR addresses are reserved for future members of the XC2000 Family. In order to ensure upward compatibility they should either not be accessed or written with zeros.

In order to meet the requirements of designs where more memory is required than is available on chip, up to 12 Mbytes (approximately, see **Table 8**) of external RAM and/or ROM can be connected to the microcontroller. The External Bus Interface also provides access to external peripherals.

The on-chip Flash memory stores code, constant data, and control data. The 1,600 Kbytes of on-chip Flash memory consist of 1 module of 64 Kbytes (preferably for data storage) and 6 modules of 256 Kbytes. Each module is organized in 4-Kbyte sectors.

The uppermost 4-Kbyte sector of segment 0 (located in Flash module 0) is used internally to store operation control parameters and protection information.

Note: The actual size of the Flash memory depends on the chosen device type.

Each sector can be separately write protected¹⁾, erased and programmed (in blocks of 128 Bytes). The complete Flash area can be read-protected. A user-defined password sequence temporarily unlocks protected areas. The Flash modules combine 128-bit read access with protected and efficient writing algorithms for programming and erasing. Dynamic error correction provides extremely high read data security for all read access operations. Access to different Flash modules can be executed in parallel. For Flash parameters, please see Section 4.6.

To save control bits, sectors are clustered for protection purposes, they remain separate for programming/erasing.



Functional Description



Figure 6 CAPCOM Unit Block Diagram



Functional Description

Target Protocols

Each USIC channel can receive and transmit data frames with a selectable data word width from 1 to 16 bits in each of the following protocols:

- UART (asynchronous serial channel)
 - module capability: maximum baud rate = f_{SYS} / 4
 - data frame length programmable from 1 to 63 bits
 - MSB or LSB first
- LIN Support (Local Interconnect Network)
 - module capability: maximum baud rate = f_{SYS} / 16
 - checksum generation under software control
 - baud rate detection possible by built-in capture event of baud rate generator
- SSC/SPI (synchronous serial channel with or without data buffer)
 - module capability: maximum baud rate = f_{SYS} / 2, limited by loop delay
 - number of data bits programmable from 1 to 63, more with explicit stop condition
 - MSB or LSB first
 - optional control of slave select signals
- IIC (Inter-IC Bus)
 - supports baud rates of 100 kbit/s and 400 kbit/s
- IIS (Inter-IC Sound Bus)
 - module capability: maximum baud rate = f_{SYS} / 2
- Note: Depending on the selected functions (such as digital filters, input synchronization stages, sample point adjustment, etc.), the maximum achievable baud rate can be limited. Please note that there may be additional delays, such as internal or external propagation delays and driver delays (e.g. for collision detection in UART mode, for IIC, etc.).



Functional Description

Clock control, address decoding, and service request control are managed outside the E-Ray module kernel.

FlexRay[™] Module Features

For communication on a FlexRay[™] network, individual Message Buffers with up to 254 data bytes are configurable. The message storage consists of a single-ported Message RAM that holds up to 128 Message Buffers. All functions concerning the handling of messages are implemented in the Message Handler. Those functions are the acceptance filtering, the transfer of messages between the two FlexRay[™] Channel Protocol Controllers and the Message RAM, maintaining the transmission schedule as well as providing message status information.

The register set of the E-Ray IP-module can be accessed directly by an external Host via the module's Host interface. These registers are used to control/configure/monitor the FlexRay[™] Channel Protocol Controllers, Message Handler, Global Time Unit, System Universal Control, Frame and Symbol Processing, Network Management, Service Request Control, and to access the Message RAM via Input / Output Buffer.

The E-Ray IP-module supports the following features:

- Conformance with FlexRay[™] protocol specification V2.1
- Data rates of up to 10 Mbit/s on each channel
- Up to 128 Message Buffers configurable
- 8 Kbytes of Message RAM for storage of e.g. 128 Message Buffers with max. 48 bytes data field or up to 30 Message Buffers with 254 bytes Data Sections
- Configuration of Message Buffers with different payload lengths possible
- One configurable receive FIFO
- Each Message Buffer can be configured as receive buffer, as transmit buffer or as part of the receive FIFO
- Host access to Message Buffers via Input and Output Buffer. Input Buffer: Holds message to be transferred to the Message RAM Output Buffer: Holds message read from the Message RAM
- Filtering for slot counter, cycle counter, and channel
- Maskable module service requests
- Network Management supported
- Four service request lines
- Automatic delayed read access to Output Command Request Register (OBCR) if a data transfer from Message RAM to Output Shadow Buffer (initiated by a previous write access to the OBCR) is ongoing.
- Automatic delayed read access to Input Command Request Register (IBCR) if a data transfer from Input Shadow Buffer to Message RAM to (initiated by a previous write access to the IBCR) is ongoing.
- Four Input Buffers for building up transmission Frames in parallel.
- Flag indicating which Input Buffer is currently accessible by the host.



4.6 Flash Memory Parameters

The XC238xC is delivered with all Flash sectors erased and with no protection installed. The data retention time of the XC238xC's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Parallel Flash module	$N_{\rm PP}{\rm SR}$	-	-	7 ¹⁾		$N_{FL_RD} \leq 1$
program/erase limit depending on Flash read activity		-	-	1 ²⁾		N _{FL_RD} > 1
Flash erase endurance for security pages	$N_{\rm SEC}{ m SR}$	10	-	-	cycle s	$t_{\text{RET}} \ge 20 \text{ years}$
Flash wait states ³⁾	N _{WSFLAS} _H SR	1	-	-		f _{SYS} ≤ 8 MHz
		2	-	-		$f_{SYS} \le 13 \text{ MHz}$
		3	-	-		$f_{\rm SYS} \le$ 17 MHz
		4	-	-		$f_{\rm SYS}$ > 17 MHz
Flash wait state	$N_{\rm WSFLE}$ SR	0	-	-		$f_{\rm SYS} \le 80 \ \rm MHz$
extension ⁴⁾		1	-	-		$f_{\rm SYS}$ > 80 MHz
Erase time per sector/page	t _{ER} CC	-	7 ⁵⁾	8.0	ms	
Programming time per page	t _{PR} CC	-	3 ⁵⁾	3.5	ms	
Data retention time	t _{RET} CC	20	-	-	year s	$N_{\rm ER} \le 1.000 \; {\rm cycl}$ es
Drain disturb limit	$N_{\rm DD}~{ m SR}$	32	-	-	cycle s	

Table 25Flash Parameters



Table 25	Flash	Parameters ((cont'd)
		i alamotoro i	

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Number of erase cycles	N _{ER} SR	-	_	15.000	cycle s	$t_{\text{RET}} \ge 5$ years; Valid for up to 64 user selected sectors (data storage)
		-	-	1.000	cycle s	$t_{\rm RET} \ge 20$ years

 All Flash module(s) can be erased/programmed while code is executed and/or data is read from only one Flash module or from PSRAM. The Flash module that delivers code/data can, of course, not be erased/programmed.

 Flash module 6 can be erased/programmed while code is executed and/or data is read from any other Flash module.

3) Value of IMB_IMBCTRL.WSFLASH.

4) Value of IMB_IMBCTRL.WSFLE.

5) Programming and erase times depend on the internal Flash clock source. The control state machine needs a few system clock cycles. This increases the stated durations noticably only at extremely low system clock frequencies.

Access to the XC238xC Flash modules is controlled by the IMB. Built-in prefetch mechanisms optimize the performance for sequential access.

Flash access waitstates only affect non-sequential access. Due to prefetch mechanisms, the performance for sequential access (depending on the software structure) is only partially influenced by waitstates.



4.7.2.3 Selecting and Changing the Operating Frequency

When selecting a clock source and the clock generation method, the required parameters must be carefully written to the respective bit fields, to avoid unintended intermediate states.

Many applications change the frequency of the system clock (f_{SYS}) during operation in order to optimize system performance and power consumption. Changing the operating frequency also changes the switching currents, which influences the power supply.

To ensure proper operation of the on-chip EVRs while they generate the core voltage, the operating frequency shall only be changed in certain steps. This prevents overshoots and undershoots of the supply voltage.

To avoid the indicated problems, recommended sequences are provided which ensure the intended operation of the clock system interacting with the power system. Please refer to the Programmer's Guide.



4.7.3 External Clock Input Parameters

These parameters specify the external clock generation for the XC238xC. The clock can be generated in two ways:

- By connecting a crystal or ceramic resonator to pins XTAL1/XTAL2
- By supplying an external clock signal
 - This clock signal can be supplied either to pin XTAL1 (core voltage domain) or to pin CLKIN1 or CLKIN2 (IO voltage domain)

If connected to CLKIN1 or CLKIN2, the input signal must reach the defined input levels $V_{\rm IL}$ and $V_{\rm IH}$. If connected to XTAL1, a minimum amplitude $V_{\rm AX1}$ (peak-to-peak voltage) is sufficient for the operation of the on-chip oscillator.

Note: The given clock timing parameters $(t_1 \dots t_4)$ are only valid for an external clock input signal.

Note: Operating Conditions apply.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Oscillator frequency	$f_{\rm OSC}{\rm SR}$	4	-	40	MHz	Input= Clock Signal
		4	-	20	MHz	Input= Crystal or Ceramic Resonator
XTAL1 input current absolute value	$ I_{\rm IL} $ CC	-	-	20	μA	
Input clock high time	t ₁ SR	6	-	-	ns	
Input clock low time	t_2 SR	6	-	-	ns	
Input clock rise time	t ₃ SR	-	8	8	ns	
Input clock fall time	t_4 SR	-	8	8	ns	
Input voltage amplitude on XTAL1 ¹⁾	$V_{\rm AX1}{ m SR}$	$0.3 ext{ x}$ $V_{ ext{DDIM}}$	-	-	V	$f_{\rm OSC} \ge 4 \; {\rm MHz};$ $f_{\rm OSC} < 16 \; {\rm MHz}$
		$0.4 ext{ x}$ $V_{ ext{DDIM}}$	-	-	V	f _{OSC} ≥ 16 MHz; f _{OSC} < 25 MHz
		$0.5 ext{ x}$ $V_{ ext{DDIM}}$	-	-	V	$f_{\text{OSC}} \ge 25 \text{ MHz};$ $f_{\text{OSC}} \le 40 \text{ MHz}$
Input voltage range limits for signal on XTAL1	$V_{\rm IX1}$ SR	-1.7 + V _{DDIM}	-	1.7	V	2)

Table 28 External Clock Input Characteristics



Electrical Parameters



Figure 28 FlexRay Timing



Table 41 is valid under the following conditions: C_{L} = 20 pF; voltage_range= lower

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
DAP0 clock period ¹⁾	<i>t</i> ₁₁ SR	25	-	-	ns	
DAP0 high time	<i>t</i> ₁₂ SR	8	-	-	ns	
DAP0 low time ¹⁾	t ₁₃ SR	8	-	-	ns	
DAP0 clock rise time	t ₁₄ SR	-	-	4	ns	
DAP0 clock fall time	t ₁₅ SR	-	-	4	ns	
DAP1 setup to DAP0 rising edge	<i>t</i> ₁₆ SR	3	-	-	ns	pad_type= high speed ²⁾
		6	-	-	ns	pad_type= stan dard
DAP1 hold after DAP0 rising edge	<i>t</i> ₁₇ SR	4	-	-	ns	pad_type= high speed ²⁾
		6	-	-	ns	pad_type= stan dard
DAP1 valid per DAP0 clock period ³⁾	<i>t</i> ₁₉ CC	19	21	-	ns	pad_type= high speed ²⁾
		12	17	-	ns	pad_type= stan dard

 Table 41
 DAP Interface Timing for Lower Voltage Range

1) See the DAP chapter for clock rate restrictions in the Active::IDLE protocol state.

2) Available high speed pins can be found in the pin definitions table in chapter 2.

3) The Host has to find a suitable sampling point by analyzing the sync telegram response.







Package and Reliability

5 Package and Reliability

The XC2000 Family devices use the package type PG-LQFP (Plastic Green - Low Profile Quad Flat Package). The following specifications must be regarded to ensure proper integration of the XC238xC in its target environment.

5.1 Packaging

These parameters specify the packaging rather than the silicon.

Parameter	Symbol	Limit	Values	Unit	Notes
		Min.	Max.	1	
Exposed Pad Dimension	$E x \times E y$	-	8.0 × 8.0	mm	-
Power Dissipation	P _{DISS}	-	< 1	W	-
Thermal resistance Junction-Ambient	R _{OJA}	-	39	K/W	2-layer, no vias ¹⁾
			33	K/W	4-layer, unsoldered ²⁾
			24	K/W	4-layer, no vias, soldered ³⁾
			19	K/W	4-layer, vias, soldered ⁴⁾

Table 44 Package Parameters (PG-LQFP-144-13)

 Device mounted on a 2-layer JEDEC board (JESD 51-3) without thermal vias; exposed pad soldered or not soldered.

2) Device mounted on a 4-layer JEDEC board (JESD 51-7) with or without thermal vias; exposed pad not soldered.

3) Device mounted on a 4-layer JEDEC board (JESD 51-7) without thermal vias; exposed pad soldered.

4) Device mounted on a 4-layer JEDEC board (JESD 51-7) with thermal vias; exposed pad soldered.

Note: To improve the EMC behavior, it is recommended to connect the exposed pad to the board ground, independent of the thermal requirements. Board layout examples are given in an application note.

Package Compatibility Considerations

The XC238xC is a member of the XC2000 Family of microcontrollers. It is also compatible to a certain extent with members of similar families or subfamilies.

Each package is optimized for the device it houses. Therefore, there may be slight differences between packages of the same pin-count but for different device types. In particular, the size of the Exposed Pad (if present) may vary.