



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	257-LFBGA
Supplier Device Package	257-LFBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5643lf2mmm1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	Feature	MPC5643L		
Packages	LQFP	144 pins		
	MAPBGA	257 MAPBGA		
Temperature	Temperature range (junction)	–40 to 150 $^{\circ}$ C		
	Ambient temperature range using external ballast transistor (LQFP)	–40 to 125 °C		
	Ambient temperature range using external ballast transistor (BGA)	–40 to 125 °C		

Table 1. MPC5643L device summary (continued)

¹ The third eTimer (eTimer_2) is available with external I/O access only in the BGA package, on the LQFP package eTimer_2 is available internally only without any external I/O access.

² The second FlexPWM module is available only in the BGA package.

1.4 Block diagram

Figure 1 shows a top-level block diagram of the MPC5643L device.



Introduction

- Individual programmable filters for each mailbox
- 8 mailboxes configurable as a 6-entry receive FIFO
- 8 programmable acceptance filters for receive FIFO
- Programmable clock source
- System clock
- Direct oscillator clock to avoid FMPLL jitter

1.5.27 FlexRay

The FlexRay module provides the following features:

- Full implementation of FlexRay Protocol Specification 2.1 Rev. A
- 64 configurable message buffers can be handled
- Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate
- Message buffers configurable as transmit or receive
- Message buffer size configurable
- Message filtering for all message buffers based on Frame ID, cycle count, and message ID
- Programmable acceptance filters for receive FIFO
- Message buffer header, status, and payload data stored in system memory (SRAM)
- Internal FlexRay memories have error detection and correction

1.5.28 Serial communication interface module (LINFlexD)

The LINFlexD module (LINFlex with DMA support) on this device features the following:

- Supports LIN Master mode, LIN Slave mode and UART mode
- LIN state machine compliant to LIN1.3, 2.0, and 2.1 specifications
- Manages LIN frame transmission and reception without CPU intervention
- LIN features
 - Autonomous LIN frame handling
 - Message buffer to store as many as 8 data bytes
 - Supports messages as long as 64 bytes
 - Detection and flagging of LIN errors (Sync field, delimiter, ID parity, bit framing, checksum and Time-out errors)
 - Classic or extended checksum calculation
 - Configurable break duration of up to 50-bit times
 - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
 - Diagnostic features (Loop back, LIN bus stuck dominant detection)
 - Interrupt driven operation with 16 interrupt sources
- LIN slave mode features
 - Autonomous LIN header handling
 - Autonomous LIN response handling
- UART mode
 - Full-duplex operation
 - Standard non return-to-zero (NRZ) mark/space format
 - Data buffers with 4-byte receive, 4-byte transmit
 - Configurable word length (8-bit, 9-bit, 16-bit, or 17-bit words)
 - Configurable parity scheme: none, odd, even, always 0
 - Speed as fast as 2 Mbit/s



Package pinouts and signal descriptions

Pin #	Port/function	Peripheral	Output function	Input function
122	A[12]	SIUL	GPIO[12]	GPIO[12]
		DSPI_2	SOUT	
		FlexPWM_0	A[2]	A[2]
		FlexPWM_0	B[2]	B[2]
		SIUL	—	EIRQ[11]
123	JCOMP	—	—	JCOMP
124	C[15]	SIUL	GPIO[47]	GPIO[47]
		FlexRay	CA_TR_EN	—
		eTimer_1	ETC[0]	ETC[0]
		FlexPWM_0	A[1]	A[1]
		CTU_0	—	EXT_IN
		FlexPWM_0	—	EXT_SYNC
125	D[0]	SIUL	GPIO[48]	GPIO[48]
		FlexRay	CA_TX	_
		eTimer_1	ETC[1]	ETC[1]
		FlexPWM_0	B[1]	B[1]
126	V _{DD_HV_IO}		_	
127	V _{SS_HV_IO}		_	
128	D[3]	SIUL	GPIO[51]	GPIO[51]
		FlexRay	CB_TX	—
		eTimer_1	ETC[4]	ETC[4]
		FlexPWM_0	A[3]	A[3]
129	D[4]	SIUL	GPIO[52]	GPIO[52]
		FlexRay	CB_TR_EN	—
		eTimer_1	ETC[5]	ETC[5]
		FlexPWM_0	B[3]	B[3]
130	V _{DD_HV_REG_2}		_	
131	V _{DD_LV_COR}		—	
132	V _{SS_LV_COR}		_	
133	F[0]	SIUL	GPIO[80]	GPIO[80]
		FlexPWM_0	A[1]	A[1]
		eTimer_0		ETC[2]
		SIUL	—	EIRQ[28]



Pin #	Port/function	Peripheral	Output function	Input function
C2	Not connected			
C3	V _{SS_HV_IO_RING}		_	
C4	FCCU_F[1]	FCCU	F[1]	F[1]
C5	D[2]	SIUL	GPIO[50]	GPIO[50]
		eTimer_1	ETC[3]	ETC[3]
		FlexPWM_0	X[3]	X[3]
		FlexRay	_	CB_RX
C6	A[13]	SIUL	GPIO[13]	GPIO[13]
		FlexPWM_0	B[2]	B[2]
		DSPI_2	_	SIN
		FlexPWM_0	—	FAULT[0]
		SIUL	_	EIRQ[12]
C7	V _{DD_HV_REG_2}		_	
C8	V _{DD_HV_REG_2}		_	
C9	I[0]	SIUL	GPIO[128]	GPIO[128]
		eTimer_2	ETC[0]	ETC[0]
		DSPI_0	CS4	
		FlexPWM_1	_	FAULT[0]
C10	JCOMP	_	—	JCOMP
C11	H[11]	SIUL	GPIO[123]	GPIO[123]
		FlexPWM_1	A[2]	A[2]
C12	l[1]	SIUL	GPIO[129]	GPIO[129]
		eTimer_2	ETC[1]	ETC[1]
		DSPI_0	CS5	—
		FlexPWM_1	—	FAULT[1]
C13	F[14]	SIUL	GPIO[94]	GPIO[94]
		LINFlexD_1	TXD	_
C14	B[1]	SIUL	GPIO[17]	GPIO[17]
		eTimer_1	ETC[3]	ETC[3]
		SSCM	DEBUG[1]	_
		FlexCAN_0	—	RXD
		FlexCAN_1	—	RXD
		SIUL	—	EIRQ[16]
C15	V _{SS_HV_IO_RING}		·	

Table 4, 257 MAPBGA	pin function summary	v (continued)
		,



Pin #	Port/function	Peripheral	Output function	Input function
M4	Not connected			
M6	V _{DD_LV}		_	
M7	V _{DD_LV}		—	
M8	V _{DD_LV}		_	
M9	V _{DD_LV}		_	
M10	V _{DD_LV}		_	
M11	V _{DD_LV}		_	
M12	V _{DD_LV}		_	
M14	C[11]	SIUL	GPIO[43]	GPIO[43]
		eTimer_0	ETC[4]	ETC[4]
		DSPI_2	CS2	_
M15	B[5]	SIUL	GPIO[21]	GPIO[21]
		JTAGC	—	TDI
M16	TMS			
M17	H[5]	SIUL	GPIO[117]	
		FlexPWM_1	A[0]	A[0]
		DSPI_0	CS4	_
N1	XTAL		_	
N2	V _{SS_HV_IO_RING}		_	
N3	D[5]	SIUL	GPIO[53]	GPIO[53]
		DSPI_0	CS3	_
		FlexPWM_0	—	FAULT[2]
N4	V _{SS_LV_PLL0_PLL1}			
N14	Not connected		—	
N15	C[12]	SIUL	GPIO[44]	GPIO[44]
		eTimer_0	ETC[5]	ETC[5]
		DSPI_2	CS3	_
N16	A[2]	SIUL	GPIO[2]	GPIO[2]
		eTimer_0	ETC[2]	ETC[2]
		FlexPWM_0	A[3]	A[3]
		DSPI_2	—	SIN
		MC_RGM	—	ABS[0]
		SIUL	—	EIRQ[2]

Table 4. 257	MAPBGA pin	function summary	(continued)



Package pinouts and signal descriptions

Pin #	Port/function	Peripheral	Output function	Input function
R16	D[11]	SIUL	GPIO[59]	GPIO[59]
		FlexPWM_0	B[0]	B[0]
		eTimer_0	—	ETC[1]
R17	G[9]	SIUL	GPIO[105]	GPIO[105]
		FlexRay	DBG1	_
		DSPI_1	CS1	_
		FlexPWM_0	—	FAULT[1]
		SIUL	—	EIRQ[29]
T1	V _{SS_HV_IO_RING}		_	
T2	V _{DD_HV_IO_RING}		_	
Т3	Not connected		_	
T4	C[1]	SIUL	_	GPIO[33]
		ADC_0	—	AN[2]
T5	E[5]	SIUL	—	GPIO[69]
		ADC_0	—	AN[8]
Т6	E[7]	SIUL —		GPIO[71]
		ADC_0	—	AN[6]
T7	V _{SS_HV_ADR0}		_	
Т8	B[11]	SIUL	—	GPIO[27]
		ADC_0 ADC_1	_	AN[13]
Т9	V _{SS_HV_ADR1}		_	
T10	E[9]	SIUL	_	GPIO[73]
		ADC_1	—	AN[7]
T11	E[10]	SIUL	—	GPIO[74]
		ADC_1	_	AN[8]
T12	E[12]	SIUL	—	GPIO[76]
		ADC_1	—	AN[6]
T13	E[0]	SIUL	—	GPIO[64]
		ADC_1	—	AN[5]
T14	A[0]	SIUL	GPIO[0]	GPIO[0]
		eTimer_0	ETC[0]	ETC[0]
		DSPI_2	SCK	SCK
		SIUL	—	EIRQ[0]

Table 4. 257 MAPBGA pin function summary (continued)



71

Table 7. Pin muxing (continued)

Dort			Alternate	Output	Innerst	la a sta marca	Weak pull	Pad s	peed ¹	I	Pin #										
name	PCR	Peripheral	output function	mux sel	functions select		config during reset	SRC = 1	SRC = 0		144 pkg	257 pkg									
G[3]	PCR[99]	SIUL	GPIO[99]	ALT0	GPIO[99]	—	—	М	S		104	D17									
		FlexPWM_0	A[2]	ALT1	A[2]	PSMI[22]; PADSEL=2		_													
		eTimer_0	_	—	ETC[4]	PSMI[7]; PADSEL=3															
G[4]	PCR[100]	SIUL	GPIO[100]	ALT0	GPIO[100]	—	—	М	S		100	F17									
		FlexPWM_0	B[2]	ALT1	B[2]	PSMI[26]; PADSEL=2			•			-									
		eTimer_0		_	ETC[5]	PSMI[8]; PADSEL=3															
G[5]	PCR[101]	SIUL	GPIO[101]	ALT0	GPIO[101]	_		М	S		85 N17										
		FlexPWM_0	X[3]	ALT1	X[3]	PSMI[30]; PADSEL=2	_														
		DSPI_2	CS3	ALT2	—	—					l										
G[6]	PCR[102]	SIUL	GPIO[102]	ALT0	GPIO[102]	—	_	М	S		98	G17									
		FlexPWM_0	A[3]	ALT1	A[3]	PSMI[23]; PADSEL=3															
G[7]	PCR[103]	SIUL	GPIO[103]	ALT0	GPIO[103]		_	—	—	М	S		83	P17							
		FlexPWM_0	B[3]	ALT1	B[3]	PSMI[27]; PADSEL=3															
G[8]	PCR[104]	SIUL	GPIO[104]	ALT0	GPIO[104]	—	—	М	S		81	P16									
		FlexRay	DBG0	ALT1	—	—															
		DSPI_0	CS1	ALT2	—	—															
		FlexPWM_0	_	—	FAULT[0]	PSMI[16]; PADSEL=2	1														
		SIUL	—	—	EIRQ[21]	—	1														



MPC5643L Microcontroller Data Sheet, Rev. 9

Port			Alternate	Output	Input Input m	Input mux	Weak pull	Weak pull Pad spee		d ¹ Pin #																					
name	name PCR	Peripheral	output function	mux sel	functions	ns select	config during reset	SRC = 1	SRC = 0	144 pkg	l 257 g pkg																				
G[9]	PCR[105]	SIUL	GPIO[105]	ALT0	GPIO[105]	—	—	М	S	79	R17																				
		FlexRay	DBG1	ALT1	—	—																									
		DSPI_1	CS1	ALT2	—	—																									
		FlexPWM_0	—	—	FAULT[1]	PSMI[17]; PADSEL=2	-																								
		SIUL	—	—	EIRQ[29]	_																									
G[10]	PCR[106]	SIUL	GPIO[106]	ALT0	GPIO[106]	_	_	М	S	77	P15																				
		FlexRay	DBG2	ALT1	—	—																									
		DSPI_2	CS3	ALT2	—	_																									
		FlexPWM_0	—	_	FAULT[2]	PSMI[18]; PADSEL=1	-																								
G[11]	PCR[107]	SIUL	GPIO[107]	ALT0	GPIO[107]	_	_	—	М	S	75	U15																			
		FlexRay	DBG3	ALT1	—	—																									
		FlexPWM_0	—	_	FAULT[3]	PSMI[19]; PADSEL=2																									
G[12]	PCR[108]	SIUL	GPIO[108]	ALT0	GPIO[108]	_	—	F	S		F2																				
		NPC	MDO[11]	ALT2	—	_																									
G[13]	PCR[109]	SIUL	GPIO[109]	ALT0	GPIO[109]	_	—	F	S		H1																				
		NPC	MDO[10]	ALT2	—	—																									
G[14]	PCR[110]	SIUL	GPIO[110]	ALT0	GPIO[110]	—	—	—	—	—	—	—	—	—	—	—	—	_	_	—	—	—	—	—	—	—	—	F	S		A6
		NPC	MDO[9]	ALT2	—	—																									
G[15]	PCR[111]	SIUL	GPIO[111]	ALT0	GPIO[111]	—	—	F	S		J2																				
		NPC	MDO[8]	ALT2	—	—																									
					Port H																										
H[0]	PCR[112]	SIUL	GPIO[112]	ALT0	GPIO[112]	—	—	F	S		A5																				
		NPC	MDO[7]	ALT2	—	—																									

Table 7. Pin muxing (continued)

Package pinouts and signal descriptions

72



Table 7. Pin muxing (continued)

Dert			Alternate	Quitmuit	Innut		Weak pull	Pad s	peed ¹		Pin #	
name	PCR	Peripheral	output function	mux sel	functions	select	config during reset	SRC = 1	SRC = 0		144 pkg	257 pkg
H[1]	PCR[113]	SIUL	GPIO[113]	ALT0	GPIO[113]	_		F	S		_	F1
		NPC	MDO[6]	ALT2	—	_						
H[2]	PCR[114]	SIUL	GPIO[114]	ALT0	GPIO[114]	—	—	F	S		_	A4
		NPC	MDO[5]	ALT2		_						
H[3]	PCR[115]	SIUL	GPIO[115]	ALT0	GPIO[115]	_	—	F	S		—	G1
		NPC	MDO[4]	ALT2	—	—						
H[4]	PCR[116]	SIUL	GPIO[116]	ALT0	GPIO[116]	_	—	М	S			L16
		FlexPWM_1	X[0]	ALT1	X[0]	_						
		eTimer_2	ETC[0]	ALT2	ETC[0]	PSMI[39]; PADSEL=0						
H[5]	PCR[117]	SIUL	GPIO[117]	ALT0	GPIO[117]	_	—	М	S		—	M17
		FlexPWM_1	A[0]	ALT1	A[0]	—						
		DSPI_0	CS4	ALT3		_						
H[6]	PCR[118]	SIUL	GPIO[118]	ALT0	GPIO[118]	_	_	М	S —	H17		
		FlexPWM_1	B[0]	ALT1	B[0]	—						
		DSPI_0	CS5	ALT3	—	_						
H[7]	PCR[119]	SIUL	GPIO[119]	ALT0	GPIO[119]	_	_	М	S			K16
		FlexPWM_1	X[1]	ALT1	X[1]	_						
		eTimer_2	ETC[1]	ALT2	ETC[1]	PSMI[40]; PADSEL=0						
H[8]	PCR[120]	SIUL	GPIO[120]	ALT0	GPIO[120]	_	_	М	S		—	K15
		FlexPWM_1	A[1]	ALT1	A[1]	—						
		DSPI_0	CS6	ALT3	_	_						
H[9]	PCR[121]	SIUL	GPIO[121]	ALT0	GPIO[121]	—	—	М	S		_	G16
		FlexPWM_1	B[1]	ALT1	B[1]	—	1					
		DSPI_0	CS7	ALT3	—	-	1					



Symbol		Parameter	Conditions	Min	Max	Unit
TV _{DD}	SR	Supply ramp rate	_	3.0 × 10-6 (3.0 V/sec)	0.5 V/μs	V/µs
V _{IN}	SR	Voltage on any pin with respect to ground	—	-0.3	6.0 ⁵	V
		(VSS_HV_IOx)	Relative to V _{DD}	-0.3	V _{DD} + 0.3 ^{5,6}	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	—	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
T _{STG}	SR	Storage temperature	—	-55	150	°C

Table 8. Absolute	maximum	ratings ¹	(continued)
-------------------	---------	----------------------	-------------

¹ Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

 2 5.3 V for 10 hours cumulative over lifetime of device, 3.3 V +10% for time remaining.

³ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.

⁴ 6.4 V for 10 hours cumulative time, 6.0 V for time remaining.

⁵ Internal structures hold the input voltage less than the maximum voltage on all pads powered by VDDE supplies, if the maximum injection current specification is met and VDDE is within the operating voltage specifications.

 6 Only when V_{DD} < 5.2 V.

3.3 Recommended operating conditions

Symbol		Parameter	Conditions	Min ¹	Max	Unit
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply voltage	_	3.0	3.63	V
V _{DD_HV_IOx}	SR	3.3 V input/output supply voltage	_	3.0	3.63	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	_	0	0	V
V _{DD_HV_FLA}	SR	3.3 V flash supply voltage	_	3.0	3.63	V
$V_{SS_HV_FLA}$	SR	Flash memory ground	_	0	0	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier supply voltage	_	3.0	3.63	V
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	_	0	0	V
V _{DD_HV_ADR0} ^{2,3} V _{DD_HV_ADR1}	SR	3.3 V / 5.0 V ADC_0 high reference voltage 3.3 V / 5.0 V ADC_1 high reference voltage	_	4.5 to 3.0 to	5.5 or 3.63	V
V _{DD_HV_ADV}	SR	3.3 V ADC supply voltage	_	3.0	3.63	V
V _{SS_HV_AD0} V _{SS_HV_AD1}	SR	ADC_0 ground and low reference voltage ADC_1 ground and low reference voltage	—	0	0	V
$V_{SS_HV_ADV}$	SR	3.3 V ADC supply ground	—	0	0	V
V _{DD_LV_REGCOR} ⁴	SR	Internal supply voltage	_	_	_	V
$V_{SS_LV_REGCOR}^5$	SR	Internal reference voltage	_	0	0	V
V _{DD_LV_CORx} ²	SR	Internal supply voltage	_	_	—	V

Table 9. Recommended operating conditions (3.3 V)



3.4.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_I, can be obtained from Equation 1:

$$\mathbf{T}_{J} = \mathbf{T}_{A} + (\mathbf{R}_{\theta JA} \times \mathbf{P}_{D})$$
 Eqn. 1

where:

 T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction to ambient thermal resistance (^oC/W)

 P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in Equation 2 as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$
 Eqn. 2

where:

 $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using Equation 3:

$$\mathbf{T}_{\mathbf{J}} = \mathbf{T}_{\mathbf{T}} + (\Psi_{\mathbf{J}\mathbf{T}} \times \mathbf{P}_{\mathbf{D}})$$
 Eqn. 3

where:

 T_T = thermocouple temperature on top of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

3.4.1.1 References

Semiconductor Equipment and Materials International 3081 Zanker Road



Symbol		Parameter	Conditions	Min	Тур	Мах	Unit
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = -2 mA	$V_{DD_HV_IOx} - 0.8$	_	_	V
V _{OL_F}	Ρ	Fast, high level output voltage	I _{OL} = 11 mA	_	_	0.5	V
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = -11 mA	$V_{DD_HV_IOx} - 0.8$	_	_	V
V _{OL_SYM}	Ρ	Symmetric, high level output voltage	l _{OL} = 1.5 mA	—	_	0.5	V
V _{OH_SYM}	Ρ	Symmetric, high level output voltage	I _{OH} = -1.5 mA	$V_{DD_HV_IOx} - 0.8$	_	—	V
I _{INJ}	Т	DC injection current per pin (all bi-directional ports)		-1	_	1	mA
I _{PU}	Ρ	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130	_	_	μA
			$V_{IN} = V_{IH}$	_	_	-10	
I _{PD}	Ρ	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	_	_	μA
			$V_{IN} = V_{IH}$	_	_	130	
IIL	Ρ	Input leakage current (all bidirectional ports)	T _J = −40 to +150 °C	-1	_	1	μΑ
		Input leakage current (all ADC input-only ports) ⁴		-0.25	_	0.25	
		Input leakage current (shared ADC input-only ports)		-0.3	_	0.3	
V _{ILR}	Ρ	RESET, low level input voltage	_	-0.1 ²	_	0.35 V _{DD_HV_IOx}	V
V _{IHR}	Ρ	RESET, high level input voltage	_	0.65 V _{DD_HV_IOx}	_	V _{DD_HV_IOx} +0.1 ²	V
V _{HYSR}	D	RESET, Schmitt trigger hysteresis	_	0.1 V _{DD_HV_IOx}	_	_	V
V _{OLR}	D	RESET, low level output voltage	$I_{OL} = 2 \text{ mA}$	—	_	0.5	V
I _{PD}	D	RESET, equivalent pull-down	$V_{IN} = V_{IL}$	10	—	_	μA
		current	$V_{IN} = V_{IH}$	—	_	130	1

Table 19. DC electrical characteristics ¹	(continued)
--	-------------

¹ These specifications are design targets and subject to change per device characterization.

 2 "SR" parameter values must not exceed the absolute maximum ratings shown in Table 8.

³ The max input voltage on the ADC pins is the ADC reference voltage VDD_HV_ADRx.

⁴ Measured values are applicable to all modes of the pad i.e. IBE = 0/1 and / or APC= 0/1.

3.10 Supply current characteristics

Current consumption data is given in Table 20. These specifications are design targets and are subject to change per device characterization.





Figure 5. Crystal oscillator and resonator connection scheme

NOTE

XTAL/EXTAL must not be directly used to drive external circuits.



Figure 6. Main oscillator electrical characteristics



Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$
 Eqn. 10

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.



Figure 10. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S :

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Eqn. 12

 $C_F > 8192 \bullet C_S$



- ⁴ During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{sample}. After the end of the sample time t_{sample}, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{sample} depend on programming.
- ⁵ This parameter does not include the sample time Tsample, but only the time for determining the digital result.
- ⁶ See Figure 8.
- ⁷ For the 144-pin package
- ⁸ No missing codes

3.16 Flash memory electrical characteristics

No.	Symbol		Parameter	Typ ¹	Initial Max ²	Lifetime Max ³	Unit
1	T _{DWPROGRAM}	*4	Double word (64 bits) program time ⁴	30	—	500	μs
2	T _{PPROGRAM}	*4	Page(128 bits) program time ⁴	40	160	500	μs
3	T _{16KPPERASE}	*4	16 KB block pre-program and erase time	250	1000	5000	ms
4	T _{48KPPERASE}	*4	48 KB block pre-program and erase time	400	1500	5000	ms
5	T _{64KPPERASE}	*4	64 KB block pre-program and erase time	450	1800	5000	ms
6	T _{128KPPERASE}	*4	128 KB block pre-program and erase time	800	2600	7500	ms
7	T _{256KPPERASE}	*4	256 KB block pre-program and erase time	1400	5200	15000	ms

Table 26. Flash memory program and erase electrical specifications

¹ Typical program and erase times represent the median performance and assume nominal supply values and operation at 25C. These values are characterized, but not tested.I

² Initial Max program and erase times provide guidance for time-out limits used in the factory and apply for <100 program/erase cycles, nominal supply values and operation at 25C. These values are verified at production test.

³ Lifetime Max program and erase times apply across the voltage, temperature, and cycling range of product life. These values are characterized, but not tested.

⁴ Program times are actual hardware programming times and do not include software overhead.

Table 27. Flash memory timing

Symbol		Parameter		Value			
				Тур	Max	Onic	
T _{RES}	D	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low	_	—	100	ns	
T _{DONE}	D	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared		—	5	ns	
T _{PSRT}	D	Time between program suspend resume and the next program suspend request. ¹	100	—	—	μS	
T _{ESRT}	D	Time between erase suspend resume and the next erase suspend request. ²	10			ms	







Figure 29. External interrupt timing

3.20.6 DSPI timing

No.	o. Symbol		Parameter	Conditions	Min	Max	Unit
1	t _{SCK}	D	DSPI cycle time	Master (MTFE = 0)	62	—	ns
		D		Slave (MTFE = 0)	62	_	
		D		Slave Receive Only Mode ¹	16	_	
2	t _{CSC}	D	PCS to SCK delay	_	16		ns
3	t _{ASC}	D	After SCK delay	—	16	_	ns
4	t _{SDC}	D	SCK duty cycle	—	t _{SCK} /2 - 10	t _{SCK} /2 + 10	ns
5	t _A	D	Slave access time	SS active to SOUT valid		40	ns
6	t _{DIS}	D	Slave SOUT disable time	SS inactive to SOUT High-Z or invalid	_	10	ns
7	t _{PCSC}	D	PCSx to PCSS time	—	13	—	ns
8	t _{PASC}	D	PCSS to PCSx time	—	13	_	ns
9	t _{SUI}	D	Data setup time for inputs	Master (MTFE = 0)	20	—	ns
				Slave	2	—	
				Master (MTFE = 1, CPHA = 0)	5	—	
				Master (MTFE = 1, CPHA = 1)	20	—	
10	t _{HI}	D	Data hold time for inputs	Master (MTFE = 0)	-5	—	ns
				Slave	4	_	
				Master (MTFE = 1, CPHA = 0)	11	_	
				Master (MTFE = 1, CPHA = 1)	-5	_	
11	t _{SUO}	D	Data valid (after SCK edge)	Master (MTFE = 0)		4	ns
				Slave	_	23	
				Master (MTFE = 1, CPHA = 0)	_	12	
				Master (MTFE = 1, CPHA = 1)	_	4	

Table 39. DSPI timing











Note: The numbers shown are referenced in Table 39.





Package characteristics

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

S. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

TITLE: PBGA, LOW PROFILE,	CASE NUMBER: 2082-01
FINE PITCH, 257 I/O,	STANDARD: JEDEC MO-275A-JJAC-1
14 X 14 PKG, 0.8 MM PITCH (MAP)	PACKAGE CODE: IN AGILE SHEET: 2

Figure 42. 257 MAPBGA package mechanical drawing (2 of 2)



Document revision history

Date	Description of changes
11 Mar 2011 (cont.)	Added "WKUP/NMI Timing" subsection and "WKUP/NMI Glitch Filter" table to the "AC timing characteristics" section. Added "Nexus DDR Mode output timing" table to the "Nexus timing" section. Removed the "CLKOUT" diagram from the "External interrupt timing" figure. Updated the t _{DDC} parameters in the "DSPI timing" table. Renamed the "Electromagnetic Interference (EMI) characteristics" section (is "Electromagnetic Interference (EMI) characteristics" section (is "Electromagnetic Interference (EMI) characteristics" section (is "Electromagnetic Interference (EMI) characteristics" section, added the BCX68 from Infine to the list of supported transistors. Revised the "Voltage regulator electrical specifications" table to include cut1 and cut2 information. Renamed the "Supply current characteristics" section (is "Supply current characteristics (cut2)") and revised it to show meaningful data. In the footnotes of the "Main oscillator electrical characteristics" table, changed SELMARGIN to XOSC_MARGIN. In the "ADC conversion characteristics" table: • Changed "LSB" to "Counts". • Created separate rows for the TUE specifications. Added bullet regarding HALT and STOP in the "Clock, reset, power, mode and test control modules (MC_CGM, MC_RGM, MC_PCU, and MC_ME)" subsection of the "Features" section. In the "Analog-to-Digital Converter module" subsection of the "Features" section. In the "Analog-to-Digital Converter module" parameters to the "Main supply LVD (LVD Main) specifications" table. Added the IDD LV_MAX" to "IDD LV_MAX"; Removed all "40-120 MHz" frequency ranges from the "Conditions" column; • Updated the "Max" values column; • Added parameter" IDD LV_PAX. • Removed all "40-120 MHz" frequency ranges from the "Conditions" column; • Updated the "Max" values column; • Added meameter" IDD LV_PAX. • Removed all "40-120 MHz" frequency ranges from the "Conditions" column; • Updated the filter speces in the "FMELU_PL_VEL" with "P" classification and special footnote; • Changed all "25°C" temper
1	Date 1 Mar 2011 (cont.)

Table 41. Rev	ision history	(continued)
---------------	---------------	-------------



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2009–2013 Freescale Semiconductor, Inc.

Document Number: MPC5643L Rev. 9 6/2013



