



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z4
Core Size	32-Bit Dual-Core
Speed	120MHz
Connectivity	CANbus, FlexRay, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	-
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 32x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	257-LFBGA
Supplier Device Package	257-LFBGA (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5643lf2mmm1r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Introduction







1.5.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

The crossbar allows four concurrent transactions to occur from any master port to any slave port, although one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic selects the higher priority master and grants it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions.

The crossbar provides the following features:

- 4 masters and 3 slaves supported per each replicated crossbar
 - Masters allocation for each crossbar: e200z4d core with two independent bus interface units (BIU) for I and D access (2 masters), one eDMA, one FlexRay
 - Slaves allocation for each crossbar: a redundant flash-memory controller with 2 slave ports to guarantee maximum flexibility to handle Instruction and Data array, one redundant SRAM controller with 1 slave port each and 1 redundant peripheral bus bridge
- 32-bit address bus and 64-bit data bus
- Programmable arbitration priority
 - Requesting masters can be treated with equal priority and are granted access to a slave port in round-robin method, based upon the ID of the last master to be granted access or a priority order can be assigned by software at application run time
- Temporary dynamic priority elevation of masters

The XBAR is replicated for each processing channel.

1.5.3 Memory Protection Unit (MPU)

The Memory Protection Unit splits the physical memory into 16 different regions. Each master (eDMA, FlexRay, CPU) can be assigned different access rights to each region.

- 16-region MPU with concurrent checks against each master access
- 32-byte granularity for protected address region

The memory protection unit is replicated for each processing channel.

1.5.4 Enhanced Direct Memory Access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware microarchitecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is used to minimize the overall block size.

The eDMA module provides the following features:

- 16 channels supporting 8-, 16-, and 32-bit value single or block transfers
- Support variable sized queues and circular buffered queue
- Source and destination address registers independently configured to post-increment or stay constant
- Support major and minor loop offset
- Support minor and major loop done signals
- DMA task initiated either by hardware requestor or by software
- Each DMA task can optionally generate an interrupt at completion and retirement of the task
- Signal to indicate closure of last minor loop



Introduction

- Individual programmable filters for each mailbox
- 8 mailboxes configurable as a 6-entry receive FIFO
- 8 programmable acceptance filters for receive FIFO
- Programmable clock source
- System clock
- Direct oscillator clock to avoid FMPLL jitter

1.5.27 FlexRay

The FlexRay module provides the following features:

- Full implementation of FlexRay Protocol Specification 2.1 Rev. A
- 64 configurable message buffers can be handled
- Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate
- Message buffers configurable as transmit or receive
- Message buffer size configurable
- Message filtering for all message buffers based on Frame ID, cycle count, and message ID
- Programmable acceptance filters for receive FIFO
- Message buffer header, status, and payload data stored in system memory (SRAM)
- Internal FlexRay memories have error detection and correction

1.5.28 Serial communication interface module (LINFlexD)

The LINFlexD module (LINFlex with DMA support) on this device features the following:

- Supports LIN Master mode, LIN Slave mode and UART mode
- LIN state machine compliant to LIN1.3, 2.0, and 2.1 specifications
- Manages LIN frame transmission and reception without CPU intervention
- LIN features
 - Autonomous LIN frame handling
 - Message buffer to store as many as 8 data bytes
 - Supports messages as long as 64 bytes
 - Detection and flagging of LIN errors (Sync field, delimiter, ID parity, bit framing, checksum and Time-out errors)
 - Classic or extended checksum calculation
 - Configurable break duration of up to 50-bit times
 - Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
 - Diagnostic features (Loop back, LIN bus stuck dominant detection)
 - Interrupt driven operation with 16 interrupt sources
- LIN slave mode features
 - Autonomous LIN header handling
 - Autonomous LIN response handling
- UART mode
 - Full-duplex operation
 - Standard non return-to-zero (NRZ) mark/space format
 - Data buffers with 4-byte receive, 4-byte transmit
 - Configurable word length (8-bit, 9-bit, 16-bit, or 17-bit words)
 - Configurable parity scheme: none, odd, even, always 0
 - Speed as fast as 2 Mbit/s



The NPC block interfaces to the host processor and internal buses to provide development support as per the IEEE-ISTO 5001-2003 Class 3+, including selected features from Class 4 standard.

The development support provided includes program trace, data trace, watchpoint trace, ownership trace, run-time access to the MCUs internal memory map and access to the Power Architecture internal registers during halt. The Nexus interface also supports a JTAG only mode using only the JTAG pins. The following features are implemented:

- Full and reduced port modes
- MCKO (message clock out) pin
- 4 or 12 MDO (message data out) pins¹
- 2 MSEO (message start/end out) pins
- EVTO (event out) pin
 - Auxiliary input port
- EVTI (event in) pin
- 5-pin JTAG port (JCOMP, TDI, TDO, TMS, and TCK)
 - Supports JTAG mode
- Host processor (e200) development support features
 - Data trace via data write messaging (DWM) and data read messaging (DRM). This allows the development tool
 to trace reads or writes, or both, to selected internal memory resources.
 - Ownership trace via ownership trace messaging (OTM). OTM facilitates ownership trace by providing visibility
 of which process ID or operating system task is activated. An ownership trace message is transmitted when a
 new process/task is activated, allowing development tools to trace ownership flow.
 - Program trace via branch trace messaging (BTM). Branch trace messaging displays program flow discontinuities (direct branches, indirect branches, exceptions, etc.), allowing the development tool to interpolate what transpires between the discontinuities. Thus, static code may be traced.
 - Watchpoint messaging (WPM) via the auxiliary port
 - Watchpoint trigger enable of program and/or data trace messaging
 - Data tracing of instruction fetches via private opcodes

1.5.39 IEEE 1149.1 JTAG Controller (JTAGC)

The JTAGC block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 5 pins:
 - TDI
 - TMS
 - ТСК
 - TDO
 - JCOMP
- Selectable modes of operation include JTAGC/debug or normal system operation
- 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS
 - IDCODE

1. 4 MDO pins on 144 LQFP package, 12 MDO pins on 257 MAPBGA package.



2.1 Package pinouts

Figure 2 shows the MPC5643L in the 144 LQFP package.



Figure 2. MPC5643L 144 LQFP pinout (top view)

Figure 3 shows the MPC5643L in the 257 MAPBGA package.



Pin #	Port/function	Peripheral	Output function	Input function			
1	NMI		_				
2	A[6]	SIUL	GPIO[6]	GPIO[6]			
		DSPI_1	SCK	SCK			
		SIUL	—	EIRQ[6]			
3	D[1]	SIUL	GPIO[49]	GPIO[49]			
		eTimer_1	ETC[2]	ETC[2]			
		CTU_0	EXT_TGR	_			
		FlexRay	—	CA_RX			
4	F[4]	SIUL	GPIO[84]	GPIO[84]			
		NPC	MDO[3]	—			
5	F[5]	SIUL	GPIO[85]	GPIO[85]			
		NPC	MDO[2]	—			
6	V _{DD_HV_IO}	_					
7	V _{SS_HV_IO}	—					
8	F[6]	SIUL	GPIO[86]	GPIO[86]			
		NPC	MDO[1]	—			
9	MDO0		—				
10	A[7]	SIUL	GPIO[7]	GPIO[7]			
		DSPI_1	SOUT	—			
		SIUL	—	EIRQ[7]			
11	C[4]	SIUL	GPIO[36]	GPIO[36]			
		DSPI_0	CS0	CS0			
		FlexPWM_0	X[1]	X[1]			
		SSCM	DEBUG[4]	—			
		SIUL	—	EIRQ[22]			
12	A[8]	SIUL	GPIO[8]	GPIO[8]			
		DSPI_1	—	SIN			
		SIUL	—	EIRQ[8]			
13	C[5]	SIUL	GPIO[37]	GPIO[37]			
		DSPI_0	SCK	SCK			
		SSCM	DEBUG[5]	_			
		FlexPWM_0	_	FAULT[3]			
		SIUL	_	EIRQ[23]			

Table 3. 144 LQFP pin function summary



Pin #	Port/function	Peripheral	Output function	Input function
14	A[5]	SIUL	GPIO[5]	GPIO[5]
		DSPI_1	CS0	CS0
		eTimer_1	ETC[5]	ETC[5]
		DSPI_0	CS7	—
		SIUL		EIRQ[5]
15	C[7]	SIUL	GPIO[39]	GPIO[39]
		FlexPWM_0	A[1]	A[1]
		SSCM	DEBUG[7]	—
		DSPI_0	—	SIN
16	V _{DD_HV_REG_0}			
17	V _{SS_LV_COR}		_	
18	V _{DD_LV_COR}		_	
19	F[7]	SIUL	GPIO[87]	GPIO[87]
		NPC	МСКО	—
20	F[8]	SIUL	GPIO[88]	GPIO[88]
		NPC	MSEO[1]	_
21	V _{DD_HV_IO}		_	
22	V _{SS_HV_IO}		_	
23	F[9]	SIUL	GPIO[89]	GPIO[89]
		NPC	MSEO[0]	_
24	F[10]	SIUL	GPIO[90]	GPIO[90]
		NPC	EVTO	_
25	F[11]	SIUL	GPIO[91]	GPIO[91]
		NPC	—	EVTI
26	D[9]	SIUL	GPIO[57]	GPIO[57]
		FlexPWM_0	X[0]	X[0]
	[LINFlexD_1	TXD	_
27	V _{DD_HV_OSC}		_	
28	V _{SS_HV_OSC}		_	
29	XTAL		_	
30	EXTAL		_	
31	RESET		_	

Table 3. 144 LQFP pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function			
32	D[8]	SIUL	GPIO[56]	GPIO[56]			
		DSPI_1	CS2	—			
		eTimer_1	ETC[4]	ETC[4]			
		DSPI_0	CS5				
		FlexPWM_0		FAULT[3]			
33	D[5]	SIUL	GPIO[53]	GPIO[53]			
		DSPI_0	CS3	_			
		FlexPWM_0	—	FAULT[2]			
34	D[6]	SIUL	GPIO[54]	GPIO[54]			
		DSPI_0	CS2	—			
		FlexPWM_0	X[3]	X[3]			
		FlexPWM_0	_	FAULT[1]			
35	V _{SS_LV_PLL0_PLL1}						
36	V _{DD_LV_PLL0_PLL1}		_				
37	D[7]	SIUL	GPIO[55]	GPIO[55]			
		DSPI_1	CS3	_			
		DSPI_0	CS4	—			
		SWG	analog output	_			
38	FCCU_F[0]	FCCU	F[0]	F[0]			
39	V _{DD_LV_COR}		_				
40	V _{SS_LV_COR}		_				
41	C[1]	SIUL	—	GPIO[33]			
		ADC_0	_	AN[2]			
42	E[4]	SIUL	—	GPIO[68]			
		ADC_0	—	AN[7]			
43	B[7]	SIUL	—	GPIO[23]			
		LINFlexD_0	—	RXD			
		ADC_0	—	AN[0]			
44	E[5]	SIUL	_	GPIO[69]			
		ADC_0	—	AN[8]			
45	C[2]	SIUL	—	GPIO[34]			
		ADC_0	—	AN[3]			
46	E[6]	SIUL	—	GPIO[70]			
		ADC_0	—	AN[4]			

Table 3. 144 LQFP pin function sur	mmarv (continued)
------------------------------------	-------------------



Pin #	Port/function	Peripheral	Output function	Input function
B6	A[9]	SIUL	GPIO[9]	GPIO[9]
		DSPI_2	CS1	_
		FlexPWM_0	B[3]	B[3]
		FlexPWM_0	—	FAULT[0]
B7	D[4]	SIUL	GPIO[52]	GPIO[52]
		FlexRay	CB_TR_EN	_
		eTimer_1	ETC[5]	ETC[5]
		FlexPWM_0	B[3]	B[3]
B8	D[0]	SIUL	GPIO[48]	GPIO[48]
		FlexRay	CA_TX	_
		eTimer_1	ETC[1]	ETC[1]
		FlexPWM_0	B[1]	B[1]
B9	V _{SS_HV_IO_RING}		—	
B10	H[12]	SIUL	GPIO[124]	GPIO[124]
		FlexPWM_1	B[2]	B[2]
B11	E[15]	SIUL	GPIO[79]	GPIO[79]
		DSPI_0	CS1	_
		SIUL	—	EIRQ[27]
B12	E[14]	SIUL	GPIO[78]	GPIO[78]
		eTimer_1	ETC[5]	ETC[5]
		SIUL	—	EIRQ[26]
B13	B[3]	SIUL	GPIO[19]	GPIO[19]
		SSCM	DEBUG[3]	_
		LINFlexD_0	—	RXD
B14	F[13]	SIUL	GPIO[93]	GPIO[93]
		eTimer_1	ETC[4]	ETC[4]
		SIUL	—	EIRQ[31]
B15	B[0]	SIUL	GPIO[16]	GPIO[16]
		FlexCAN_0	TXD	_
		eTimer_1	ETC[2]	ETC[2]
		SSCM	DEBUG[0]	_
		SIUL	—	EIRQ[15]
B16	V _{DD_HV_IO_RING}		<u> </u>	
B17	V _{SS_HV_IO_RING}		—	
C1	V _{DD_HV_IO_RING}		—	

Table 4. 257 MAPBGA pin function summary (continued)



Pin #	Port/function	Peripheral	Output function	Input function
G1	H[3]	SIUL	GPIO[115]	GPIO[115]
	-	NPC	MDO[4]	_
G2	V _{DD_HV_IO_RING}			
G3	C[5]	SIUL	GPIO[37]	GPIO[37]
		DSPI_0	SCK	SCK
		SSCM	DEBUG[5]	_
		FlexPWM_0	—	FAULT[3]
		SIUL	—	EIRQ[23]
G4	A[6]	SIUL	GPIO[6]	GPIO[6]
		DSPI_1	SCK	SCK
		SIUL	—	EIRQ[6]
G6	V _{DD_LV_CORE_RING}		_	
G7	V _{SS_LV_CORE_RING}		_	
G8	V _{SS_LV_CORE_RING}		_	
G9	V _{SS_LV_CORE_RING}		_	
G10	V _{SS_LV_CORE_RING}		_	
G11	V _{SS_LV_CORE_RING}		_	
G12	V _{DD_LV_CORE_RING}		_	
G14	D[12]	SIUL	GPIO[60]	GPIO[60]
		FlexPWM_0	X[1]	X[1]
		LINFlexD_1	—	RXD
G15	H[13]	SIUL	GPIO[125]	GPIO[125]
		FlexPWM_1	X[3]	X[3]
		eTimer_2	ETC[3]	ETC[3]
G16	H[9]	SIUL	GPIO[121]	GPIO[121]
		FlexPWM_1	B[1]	B[1]
		DSPI_0	CS7	_
G17	G[6]	SIUL	GPIO[102]	GPIO[102]
		FlexPWM_0	A[3]	A[3]
H1	G[13]	SIUL	GPIO[109]	GPIO[109]
		NPC	MDO[10]	_
H2	V _{SS_HV_IO_RING}			

Table 4. 2	257 MAPBGA	pin function summary	(continued)



Pin #	Port/function	Peripheral	Output function	Input function
P17	G[7]	SIUL	GPIO[103]	GPIO[103]
		FlexPWM_0	B[3]	B[3]
R1	EXTAL		—	
R2	FCCU_F[0]	FCCU	F[0]	F[0]
R3	V _{SS_HV_IO_RING}			
R4	D[7]	SIUL	GPIO[55]	GPIO[55]
		DSPI_1	CS3	—
		DSPI_0	CS4	—
		SWG	analog output	—
R5	B[7]	SIUL	_	GPIO[23]
		LINFlexD_0	—	RXD
		ADC_0	—	AN[0]
R6	E[6]	SIUL	—	GPIO[70]
		ADC_0	—	AN[4]
R7	V _{DD_HV_ADR0}		—	
R8	B[10]	SIUL	—	GPIO[26]
		ADC_0 ADC_1		AN[12]
R9	V _{DD_HV_ADR1}		_	
R10	B[13]	SIUL	_	GPIO[29]
		LINFlexD_1	—	RXD
		ADC_1	—	AN[0]
R11	B[15]	SIUL	—	GPIO[31]
		SIUL	—	EIRQ[20]
		ADC_1	—	AN[2]
R12	C[0]	SIUL	_	GPIO[32]
		ADC_1	—	AN[3]
R13	BCTRL		·	
R14	A[1]	SIUL	GPIO[1]	GPIO[1]
		eTimer_0	ETC[1]	ETC[1]
		DSPI_2	SOUT	—
		SIUL	_	EIRQ[1]
R15	V _{SS_HV_IO_RING}		_	



- ² VSS_LV balls are tied together on the 257 MAPBGA substrate.
- ³ VDD_HV balls are tied together on the 257 MAPBGA substrate.
- ⁴ VSS_HV balls are tied together on the 257 MAPBGA substrate.

2.3 System pins

Table 6. System pins

			Pin #		
Symbol	Description	Direction		144 pkg	257 pkg
	Dedicated pins				
MDO0 ¹	Nexus Message Data Output — line	Output only		9	E1
NMI ²	Non Maskable Interrupt	Input only		1	E4
XTAL	Input for oscillator amplifier circuit and internal clock generator	Input only		29	N1
EXTAL ³	Oscillator amplifier output	Input/Output ⁴		30	R1
TMS ²	JTAG state machine control	Input only		87	M16
TCK ²	JTAG clock	Input only		88	L15
JCOMP ⁵	JTAG compliance select	Input only		123	C10
	Reset pin				
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter. This pin has medium drive strength. Output drive is open drain and must be terminated by an external resistor of value 1KOhm. ⁶	Bidirectional		31	P2
	Test pin				
VPP TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.			107	D15

¹ This pad is configured for Fast (F) pad speed.

² This pad contains a weak pull-up.

- ³ EXTAL is an "Output" in "crystal" mode, and is an "Input" in "ext clock" mode.
- ⁴ In XOSC Bypass Mode, the analog portion of crystal oscillator (amplifier) is disabled. An external clock can be applied at EXTAL as an input. In XOSC Normal Mode, EXTAL is an output
- ⁵ This pad contains a weak pull-down.
- ⁶ RESET output shall be considered valid only after the 3.3V supply reaches its stable value.

NOTE

None of system pins (except RESET) provides an open drain output.



Port			Alternate	Quitmut	Innut		Weak pull	Pad s	peed ¹	Pin #								
name	PCR	Peripheral	output function	nction	functions select	mux sel functions	select	config during reset	SRC = 1	SRC = 0	144 pkg	257 pkg						
B[7]	PCR[23]	SIUL	—	ALT0	GPI[23]	—	—	—	—	43	R5							
		LINFlexD_0	—	_	RXD	PSMI[31]; PADSEL=1												
		ADC_0	—	—	AN[0] ³	—	-											
B[8]	PCR[24]	SIUL	_	ALT0	GPI[24]	—		—		47	P7							
		eTimer_0	—	—	ETC[5]	PSMI[8]; PADSEL=2								-				
		ADC_0		_	AN[1] ³	—	-											
B[9]	PCR[25]	SIUL	—	ALT0	GPI[25]	—	—	—	—	52	U7							
		ADC_0 ADC_1	—	_	AN[11] ³	—												
B[10]	PCR[26]	SIUL	—	ALT0	GPI[26]	—	—	—	—	53	R8							
		ADC_0 ADC_1	—		AN[12] ³	-												
B[11]	PCR[27]	SIUL		ALT0	GPI[27]	—	—	—	_	54	T8							
		ADC_0 ADC_1	—		AN[13] ³	-												
B[12]	PCR[28]	SIUL		ALT0	GPI[28]		_	—		55	U8							
		ADC_0 ADC_1	_	_	AN[14] ³	_												
B[13]	PCR[29]	SIUL	_	ALT0	GPI[29]	—	_	—		60	R10							
		LINFlexD_1		_	RXD	PSMI[32]; PADSEL=0												
		ADC_1		—	AN[0] ³	—	1											



3 Electrical characteristics

3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for this device.

This device is designed to operate at 120 MHz. The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

The "Symbol" column of the electrical parameter and timings tables contains an additional column containing "SR", "CC", "P", "C", "T", or "D".

- "SR" identifies system requirements—conditions that must be provided to ensure normal device operation. An example is the input voltage of a voltage regulator.
- "CC" identifies controller characteristics—indicating the characteristics and timing of the signals that the chip provides.
- "P", "C", "T", or "D" apply only to controller characteristics—specifications that define normal device operation. They specify how each characteristic is guaranteed.
 - P: parameter is guaranteed by production testing of each individual device.
 - C: parameter is guaranteed by design characterization. Measurements are taken from a statistically relevant sample size across process variations.
 - T: parameter is guaranteed by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values are shown in the typical ("typ") column are within this category.
 - D: parameters are derived mainly from simulations.

3.2 Absolute maximum ratings

Table 8. Absolute maximum ratings¹

Symbol		Parameter	Conditions	Min	Мах	Unit
V _{DD_HV_REG}	SR	3.3 V voltage regulator supply voltage	_	-0.3	3.63 ^{2, 3}	V
V _{DD_HV_IOx}	SR	3.3 V input/output supply voltage	_	-0.3	3.63 ^{2, 3}	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	—	-0.1	0.1	V
V _{DD_HV_FLA}	SR	3.3 V flash supply voltage	_	-0.3	3.63 ^{2, 3}	V
V _{SS_HV_FLA}	SR	Flash memory ground	_	-0.1	0.1	V
V _{DD_HV_OSC}	SR	3.3 V crystal oscillator amplifier supply voltage	_	-0.3	3.63 ^{2, 3}	V
V _{SS_HV_OSC}	SR	3.3 V crystal oscillator amplifier reference voltage	_	-0.1	0.1	V
V _{DD_HV_ADR0} ^{3,4} V _{DD_HV_ADR1}	SR	3.3 V / 5.0 V ADC_0 high reference voltage 3.3 V / 5.0 V ADC_1 high reference voltage	_	-0.3	6.0	V
V _{SS_HV_ADR0} V _{SS_HV_ADR1}	SR	ADC_0 ground and low reference voltage ADC_1 ground and low reference voltage	_	-0.1	0.1	V
V _{DD_HV_ADV}	SR	3.3 V ADC supply voltage		-0.3	3.63 ^{2, 3}	V
V _{SS_HV_ADV}	SR	3.3 V ADC supply ground	—	-0.1	0.1	V



San Jose, CA 95134 USA (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

3.5 Electromagnetic Interference (EMI) characteristics

The characteristics in Table 14 were measured using:

- Device configuration, tet conditions, and EM testing per standard IEC61967-2
- Supply voltage of 3.3 V DC
- Ambient temperature of 25 °C

The configuration information referenced in Table 14 is explained in Table 13.

Configuration name	Description
Configuration A	 High emission = all pads have max slew rate, LVDS pads running at 40 MHz Oscillator frequency = 40 MHz System bus frequency = 80 MHz No PLL frequency modulation IEC level I (≤ 36 dBµV)
Configuration B	 Reference emission = pads use min, mid and max slew rates, LVDS pads disabled Oscillator frequency = 40 MHz System bus frequency = 80 MHz 2% PLL frequency modulation IEC level K(≤ 30 dBµV)

Table 13. EMI configuration summary



Of course, R_L shall be sized also according to the current limitation constraints, in combination with R_S (source impedance) and R_F (filter resistance). Being C_F definitively bigger than C_{P1} , C_{P2} and C_S , then the final voltage V_{A2} (at the end of the charge transfer transient) will be much higher than V_{A1} . Equation 10 must be respected (charge balance assuming now C_S already charged at V_{A1}):

$$V_{A2} \bullet (C_S + C_{P1} + C_{P2} + C_F) = V_A \bullet C_F + V_{A1} \bullet (C_{P1} + C_{P2} + C_S)$$
 Eqn. 10

The two transients above are not influenced by the voltage source that, due to the presence of the R_FC_F filter, is not able to provide the extra charge to compensate the voltage drop on C_S with respect to the ideal source V_A ; the time constant R_FC_F of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.



Figure 10. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on C_S :

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Eqn. 12

 $C_F > 8192 \bullet C_S$





Figure 11. Pad output delay

3.19 Reset sequence

This section shows the duration for different reset sequences. It describes the different reset sequences and it specifies the start conditions and the end indication for the reset sequences.

3.19.1 Reset sequence duration

Table 31 specifies the minimum and the maximum reset sequence duration for the five different reset sequences described in Section 3.19.2, Reset sequence description.

No	No. Symbol		Parameter	Conditions	T _{Reset}			l lmit
NO.			Farameter	Conditions	Min	Тур	Max ¹	Unit
1	T _{DRB}	СС	Destructive Reset Sequence, BIST enabled		28	34	39	ms
2	T _{DR}	СС	Destructive Reset Sequence, BIST disabled	—	500	4200	5000	μS
3	T _{ERLB}	СС	External Reset Sequence Long, BIST enabled		28	32	37	ms
4	T _{FRL}	СС	Functional Reset Sequence Long	—	35	150	400	μS
5	T _{FRS}	СС	Functional Reset Sequence Short	—	1	4	10	μS
1 The	The maximum value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET							

Table 31. RESET sequences

The maximum value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET by an external reset generator.

3.19.2 Reset sequence description

The figures in this section show the internal states of the chip during the five different reset sequences. The doted lines in the figures indicate the starting point and the end point for which the duration is specified in Table 31. The start point and end point



The reset sequences shown in Figure 15 and Figure 16 are triggered by functional reset events. RESET is driven low during these two reset sequences *only if* the corresponding functional reset source (which triggered the reset sequence) was enabled to drive RESET low for the duration of the internal reset sequence¹.

3.19.3 Reset sequence trigger mapping

The following table shows the possible trigger events for the different reset sequences. It specifies the reset sequence start conditions as well as the reset sequence end indications that are the basis for the timing data provided in Table 31.

				Re	set Sequence			
Reset Sequence Trigger	Reset Sequence Start Condition	Reset Sequence End Indication	Destructiv e Reset Sequence, BIST enabled ¹	Destructiv e Reset Sequence, BIST disabled ¹	External Reset Sequenc e Long, BIST enabled	Functiona I Reset Sequenc e Long	Functiona I Reset Sequenc e Short	
All internal destructive reset sources (LVDs or internal HVD during power-up and during operation)	Section 3.1 9.4.1, Destructive reset	Release of RESET ²	triggers		cannot trigger	cannot trigger	cannot trigger	
Assertion of RESET ³	Section 3.1 9.4.2, External reset via RESET		cannot trigger		triggers ⁴	triggers ⁵	triggers ⁶	
All internal functional reset sources configured for long reset	Sequence starts with internal reset trigger	Release of RESET ⁷	cannot trigger		cannot trigger	triggers	cannot trigger	
All internal functional reset sources configured for short reset			cannot	trigger	cannot trigger	cannot trigger	triggers	

¹ Whether BIST is executed or not depends on the chip configuration data stored in the shadow sector of the NVM.

² End of the internal reset sequence (as specified in Table 31) can only be observed by release of RESET if it is not held low externally beyond the end of the internal sequence which would prolong the internal reset PHASE3 till RESET is released externally.

³ The assertion of RESET can only trigger a reset sequence if the device was running (RESET released) before. RESET does not gate a *Destructive Reset Sequence*, *BIST enabled* or a *Destructive Reset Sequence*, *BIST disabled*. However, it can prolong these sequences if RESET is held low externally beyond the end of the internal sequence (beyond PHASE3).

1.See RGM_FBRE register for more details.



- Input conditions: All Inputs: tr, tf = 1 ns
- Output Loading: All Outputs: 50 pF

3.20.1 **RESET** pin characteristics

The MPC5643L implements a dedicated bidirectional $\overline{\text{RESET}}$ pin.







Figure 21. Noise filtering on reset signal



Revision	Date	Description of changes
Revision 5	Date 31 Aug 2010	Description of changes Editorial changes and improvements. Revised the Overview section. Replaced references to PowerPC with references to Power Architecture. In the feature summary, changed "As much as 128 KB on-chip SRAM" to "128 KB on-chip SRAM". In the "Feature details" section: In the "On-chip SRAM with ECC" section, added information about required RAM wait states. In the PIT section, deleted "32-bit counter for real time interrupt, clocked from main external oscillator" (not supported on this device). In the flash-memory section, changed "16 KB Test" to "16 KB test sector", revised the wait state information, and deleted the associated Review_Q&A content. In the SRAM section, revised the wait state information. In the 144-pin pinout diagram: Renamed pin 58 (was VDD_HV_ADV0_ADV1, is VDD_HV_ADV). Renamed pin 59 (was VSS_HV_ADV0_ADV1, is VSS_HV_ADV). In the "Supply pins" table: Changed the description for V _{DD_LV_COR} (was "Voltage regulator supply voltage", is "Core logic supply").
	04.4 0040	regulator supply"). In the "Pin muxing" table: In the "Pin muxing" table: In the "Pad speed" column headings, changed "SRC = 0" to "SRC = 1" and "SRC = 1" to "SRC = 0" For port B[6], changed the pad speed for SRC=0 (was M, is F). In the "Thermal characteristics" section, added meaningful values to the thermal-characteristics tables. Added the "SWG electrical specifications" section. In the "Voltage regulator electrical characteristics" section, changed the table title (was "HPREG1, HPREG2, Main LVDs, Digital HVD, and Digital LVD electrical specifications", is "Voltage regulator electrical characteristics") and revised the table. In the "BCP68 board schematic example" figure, removed the resistor at the base of the BCP68 transistor. In the "DC electrical characteristics" table: • Changed the guarantee parameter for I _{INJ} (was P, is T). • Added a specification for input leakage current for shared ADC input-only ports. Revised the "Flash memory module life" table. In the "FMPLL electrical characteristics" table: • Changed the max specification for g _{mXOSCHS} (was 11.8 mA/V, is 13.25 mA/V). • Revised the conditions for T _{XOSCHSU} . In the "RC oscillator electrical characteristics" table. In the "ADC conversion characteristics" table.
5 (cont.)	31 Aug 2010 (cont.)	In the "RESET pin characteristics" section, changed "nRSTIN" to "RESET". Added the "Reset sequence" section. Revised the footnotes in the "Nexus debug port timing" table. In the "Orderable part number summary" table, added a footnote about frequency modulation to the "Speed (MHz)" column heading.