



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	36K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p44l5cefar">https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p44l5cefar</a>

# Contents

<b>1</b>	<b>Introduction .....</b>	<b>7</b>
1.1	Document overview .....	7
1.2	Description .....	7
1.3	Device comparison .....	7
1.4	Block diagram .....	9
1.5	Feature details .....	13
1.5.1	High performance e200z0 core processor .....	13
1.5.2	Crossbar switch (XBAR) .....	13
1.5.3	Enhanced direct memory access (eDMA) .....	14
1.5.4	Flash memory .....	14
1.5.5	Static random access memory (SRAM) .....	15
1.5.6	Interrupt controller (INTC) .....	15
1.5.7	System status and configuration module (SSCM) .....	16
1.5.8	System clocks and clock generation .....	16
1.5.9	Frequency-modulated phase-locked loop (FMPLL) .....	17
1.5.10	Main oscillator .....	17
1.5.11	Internal RC oscillator .....	17
1.5.12	Periodic interrupt timer (PIT) .....	17
1.5.13	System timer module (STM) .....	18
1.5.14	Software watchdog timer (SWT) .....	18
1.5.15	Fault collection unit (FCU) .....	18
1.5.16	System integration unit – Lite (SIUL) .....	18
1.5.17	Boot and censorship .....	19
1.5.18	Error correction status module (ECSM) .....	19
1.5.19	Peripheral bridge (PBRIDGE) .....	20
1.5.20	Controller area network (FlexCAN) .....	20
1.5.21	Safety port (FlexCAN) .....	21
1.5.22	FlexRay .....	22
1.5.23	Serial communication interface module (LINFlex) .....	22
1.5.24	Deserial serial peripheral interface (DSPI) .....	23
1.5.25	Pulse width modulator (FlexPWM) .....	23
1.5.26	eTimer .....	25
1.5.27	Analog-to-digital converter (ADC) module .....	25
1.5.28	Cross triggering unit (CTU) .....	26

**Table 2. SPC560P44Lx, SPC560P50Lx device comparison (continued)**

Feature		SPC560P44	SPC560P50
eDMA (enhanced direct memory access) channels		16	
FlexRay		Yes <sup>(1)</sup>	
FlexCAN (controller area network)		2 <sup>(2),(3)</sup>	
Safety port		Yes (via second FlexCAN module)	
FCU (fault collection unit)		Yes	
CTU (cross triggering unit)		Yes	
eTimer		2 (16-bit, 6 channels)	
FlexPWM (pulse-width modulation) channels		8 (capturing on X-channels)	
ADC (analog-to-digital converter)		2 (10-bit, 15-channel <sup>(4)</sup> )	
LINFlex		2	
DSPI (deserial serial peripheral interface)		4	
CRC (cyclic redundancy check) unit		Yes	
JTAG controller		Yes	
Nexus port controller (NPC)		Yes (Level 2+)	
Supply	Digital power supply <sup>(5)</sup>	3.3 V or 5 V single supply with external transistor	
	Analog power supply	3.3 V or 5 V	
	Internal RC oscillator	16 MHz	
	External crystal oscillator	4–40 MHz	
Packages		LQFP100 LQFP144	
Temperature	Standard ambient temperature	–40 to 125 °C	

1. 32 message buffers, selectable single or dual channel support
2. Each FlexCAN module has 32 message buffers.
3. One FlexCAN module can act as a Safety Port with a bit rate as high as 7.5 Mbit/s.
4. Four channels shared between the two ADCs
5. The different supply voltages vary according to the part number ordered.

SPC560P44Lx, SPC560P50Lx is available in two configurations having different features: full-featured and airbag. [Table 3](#) shows the main differences between the two versions.

**Table 3. SPC560P44Lx, SPC560P50Lx device configuration differences**

Feature	Full-featured	Airbag
CTU (cross triggering unit)	Yes	No
FlexPWM	Yes	No

**Table 4. SPC560P44Lx, SPC560P50Lx series block summary (continued)**

Block	Function
Pulse width modulator (FlexPWM)	Contains four PWM submodules, each of which is capable of controlling a single half-bridge power stage and two fault input channels
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up to 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR <sup>(1)</sup> and operating system tasks
System watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, 1 of which can cause non-maskable interrupt requests or wakeup events

1. AUTOSAR: AUTomotive Open System ARchitecture (see [www.autosar.org](http://www.autosar.org))

The sources of the ECC errors are:

- Flash memory
- SRAM

### 1.5.19 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:

- Duplicated periphery
- Master access privilege level per peripheral (per master: read access enable; write access enable)
- Write buffering for peripherals
- Checker applied on PBRIDGE output toward periphery
- Byte endianness swap capability

### 1.5.20 Controller area network (FlexCAN)

The SPC560P44Lx, SPC560P50Lx MCU contains one controller area network (FlexCAN) module. This module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module contains 32 message buffers.

### 1.5.24 Deserial serial peripheral interface (DSPI)

The deserial serial peripheral interface (DSPI) module provides a synchronous serial interface for communication between the SPC560P44Lx, SPC560P50Lx MCU and external devices.

The DSPI modules provide these features:

- Full duplex, synchronous transfers
- Master or slave operation
- Programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- Programmable data frames from 4 to 16 bits
- Up to 20 chip select lines available
  - 8 on DSPI\_0
  - 4 each on DSPI\_1, DSPI\_2 and DSPI\_3
- 8 clock and transfer attributes registers
- Chip select strobe available as alternate function on one of the chip select pins for deglitching
- FIFOs for buffering as many as 5 transfers on the transmit and receive side
- Queueing operation possible through use of the eDMA
- General purpose I/O functionality on pins when not used for SPI

### 1.5.25 Pulse width modulator (FlexPWM)

The pulse width modulator module (PWM) contains four PWM submodules, each capable of controlling a single half-bridge power stage. There are also four fault channels.

This PWM is capable of controlling most motor types: AC induction motors (ACIM), permanent magnet AC motors (PMAC), both brushless (BLDC) and brush DC motors (BDC), switched (SRM) and variable reluctance motors (VRM), and stepper motors.

block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal busses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at  $V_{DDIO}$  (no dedicated power supply)
- Nexus 2+ features supported
  - Static debug
  - Watchpoint messaging
  - Ownership trace messaging
  - Program trace messaging
  - Real time read/write of any internally memory mapped resources through JTAG pins
  - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information
  - Watchpoint triggering, watchpoint triggers program tracing
- Auxiliary Output Port
  - 4 MDO (Message Data Out) pins
  - MCKO (Message Clock Out) pin
  - 2 MSEO (Message Start/End Out) pins
  - $\overline{EVT0}$  (Event Out) pin
- Auxiliary Input Port
  - $\overline{EVT1}$  (Event In) pin

### 1.5.30 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (x25 protocol):
  - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol):
  - $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC\_CFG and CRC\_INP registers at the maximum frequency

### 1.5.31 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

Table 6. System pins (continued)

Symbol	Description	Direction	Pad speed <sup>(1)</sup>		Pin	
			SRC = 0	SRC = 1	100-pin	144-pin
TMS	JTAG state machine control	Bidirectional	Slow	Fast	59	87
TCK	JTAG clock	Input only	Slow	—	60	88
TDI	Test Data In	Input only	Slow	Medium	58	86
TDO	Test Data Out	Output only	Slow	Fast	61	89
Reset pin, available on 100-pin and 144-pin package.						
$\overline{\text{RESET}}$	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirectional	Medium	—	20	31
Test pin, available on 100-pin and 144-pin package.						
VPP_TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.	—	—	—	74	107

1. SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.

### 2.2.3 Pin muxing

[Table 7](#) defines the pin list and muxing for the SPC560P44Lx, SPC560P50Lx devices.

Each row of [Table 7](#) shows all the possible ways of configuring each pin, via alternate functions. The default function assigned to each pin after reset is the ALT0 function.

SPC560P44Lx, SPC560P50Lx devices provide four main I/O pad types, depending on the associated functions:

- *Slow pads* are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- *Fast pads* provide maximum speed. They are used for improved NEXUS debugging capability.
- *Symmetric pads* are designed to meet FlexRay requirements.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance. For more information, see the datasheet's "Pad AC Specifications" section.



Table 7. Pin muxing (continued)

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1)</sup> , (2)	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
B[14]	PCR[30]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[30] — — — AN[1] ETC[4] EIRQ[19]	SIUL — — — ADC_1 eTimer_0 SIUL	Input only	—	—	44	64
B[15]	PCR[31]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[31] — — — AN[2] EIRQ[20]	SIUL — — — ADC_1 SIUL	Input only	—	—	43	62
Port C (16-bit)									
C[0]	PCR[32]	ALT0 ALT1 ALT2 ALT3 —	GPIO[32] — — — AN[3]	SIUL — — — ADC_1	Input only	—	—	45	66
C[1]	PCR[33]	ALT0 ALT1 ALT2 ALT3 —	GPIO[33] — — — AN[2]	SIUL — — — ADC_0	Input only	—	—	28	41
C[2]	PCR[34]	ALT0 ALT1 ALT2 ALT3 —	GPIO[34] — — — AN[3]	SIUL — — — ADC_0	Input only	—	—	30	45
C[3]	PCR[35]	ALT0 ALT1 ALT2 ALT3 —	GPIO[35] CS1 ETC[4] TXD EIRQ[21]	SIUL DSPI_0 eTimer_1 LIN_1 SIUL	I/O O I/O O I	Slow	Medium	10	16
C[4]	PCR[36]	ALT0 ALT1 ALT2 ALT3 —	GPIO[36] CS0 X[1] DEBUG[4] EIRQ[22]	SIUL DSPI_0 FlexPWM_0 SSCM SIUL	I/O I/O I/O — I	Slow	Medium	5	11

Table 7. Pin muxing (continued)

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1)</sup> , (2)	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
G[7]	PCR[103]	ALT0 ALT1 ALT2 ALT3	GPIO[103] B[3] — —	SIUL FlexPWM_0 — —	I/O O — —	Slow	Medium	—	83
G[8]	PCR[104]	ALT0 ALT1 ALT2 ALT3 —	GPIO[104] — — — FAULT[0]	SIUL — — — FlexPWM_0	I/O — — — I	Slow	Medium	—	81
G[9]	PCR[105]	ALT0 ALT1 ALT2 ALT3 —	GPIO[105] — — — FAULT[1]	SIUL — — — FlexPWM_0	I/O — — — I	Slow	Medium	—	79
G[10]	PCR[106]	ALT0 ALT1 ALT2 ALT3 —	GPIO[106] — — — FAULT[2]	SIUL — — — FlexPWM_0	I/O — — — I	Slow	Medium	—	77
G[11]	PCR[107]	ALT0 ALT1 ALT2 ALT3 —	GPIO[107] — — — FAULT[3]	SIUL — — — FlexPWM_0	I/O — — — I	Slow	Medium	—	75

1. ALT0 is the primary (default) function for each port after reset.
2. Alternate functions are chosen by setting the values of the PCR[PA] bitfields inside the SIU module.  
PCR[PA] = 00 → ALT0; PCR[PA] = 01 → ALT1; PCR[PA] = 10 → ALT2; PCR[PA] = 11 → ALT3. This is intended to select the output functions; to use one of the input-only functions, the PCR[IBE] bit must be written to '1', regardless of the values selected in the PCR[PA] bitfields. For this reason, the value corresponding to an input only function is reported as "—".
3. Module included on the MCU.
4. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMI[PADSELx] bitfields inside the SIUL module.
5. Programmable via the SRC (Slew Rate Control) bits in the respective Pad Configuration Register.
6. Weak pull down during reset.

2. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
4. Thermal characterization parameter indicating the temperature difference between the board and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.
5. Thermal characterization parameter indicating the temperature difference between the case and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.

**Table 13. Thermal characteristics for 100-pin LQFP**

Symbol	Parameter	Conditions	Typical value	Unit
$R_{\theta JA}$	Thermal resistance junction-to-ambient, natural convection <sup>(1)</sup>	Single layer board—1s	47.3	°C/W
		Four layer board—2s2p	35.3	°C/W
$R_{\theta JB}$	Thermal resistance junction-to-board <sup>(2)</sup>	Four layer board—2s2p	19.1	°C/W
$R_{\theta JCtop}$	Thermal resistance junction-to-case (top) <sup>(3)</sup>	Single layer board—1s	9.7	°C/W
$\Psi_{JB}$	Junction-to-board, natural convection <sup>(4)</sup>	Operating conditions	19.1	°C/W
$\Psi_{JC}$	Junction-to-case, natural convection <sup>(5)</sup>	Operating conditions	0.8	°C/W

1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-7. Thermal test board meets JEDEC specification for this package.
2. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
4. Thermal characterization parameter indicating the temperature difference between the board and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.
5. Thermal characterization parameter indicating the temperature difference between the case and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.

### 3.5.2 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature,  $T_J$ , can be obtained from [Equation 1](#):

$$\text{Equation 1 } T_J = T_A + (R_{\theta JA} * P_D)$$

where:

$T_A$  = ambient temperature for the package (°C)

$R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

$P_D$  = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in

Table 22. Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)

Symbol	C	Parameter	Conditions		Value		Unit	
					Typ	Max		
I <sub>DD_LV_CORx</sub>	T	Supply current	RUN—Maximum mode <sup>(1)</sup>	V <sub>DD_LV_CORx</sub> externally forced at 1.3 V	40 MHz	62	77	mA
					64 MHz	71	88	
			RUN—Typical mode <sup>(2)</sup>		40 MHz	45	56	
					64 MHz	52	65	
	P		RUN—Maximum mode <sup>(3)</sup>	V <sub>DD_LV_CORx</sub> externally forced at 1.3 V	64 MHz	60	75	
			HALT mode <sup>(4)</sup>	V <sub>DD_LV_CORx</sub> externally forced at 1.3 V	—	1.5	10	
			STOP mode <sup>(5)</sup>	V <sub>DD_LV_CORx</sub> externally forced at 1.3 V	—	1	10	
I <sub>DD_FLASH</sub>	T		Flash during read	V <sub>DD_HV_FL</sub> at 5.0 V	—	10	12	
		Flash during erase operation on 1 flash module	V <sub>DD_HV_FL</sub> at 5.0 V	—	15	19		
I <sub>DD_ADC</sub>	T	ADC—Maximum mode <sup>(1)</sup>	V <sub>DD_HV_ADC0</sub> at 5.0 V V <sub>DD_HV_ADC1</sub> at 5.0 V f <sub>ADC</sub> = 16 MHz	ADC_1	3.5	5		
				ADC_0	3	4		
		ADC—Typical mode <sup>(2)</sup>		ADC_1	0.8	1		
				ADC_0	0.005	0.006		
I <sub>DD_OSC</sub>	T	Oscillator	V <sub>DD_OSC</sub> at 5.0 V	8 MHz	2.6	3.2		

1. Maximum mode: FlexPWM, ADCs, CTU, DSPI, LINFlex, FlexCAN, 15 output pins, 1st and 2nd PLL enabled. I/O supply current excluded.
2. Typical mode configurations: DSPI, LINFlex, FlexCAN, 15 output pins, 1st PLL only. I/O supply current excluded.
3. Code fetched from RAM, PLL\_0: 64 MHz system clock (x4 multiplier with 16 MHz XTAL), PLL\_1 is ON at PHI\_div2 = 120 MHz and PHI\_div3 = 80 MHz, auxiliary clock sources set that all peripherals receive maximum frequency, all peripherals enabled.
4. Halt mode configurations: code fetched from RAM, code and data flash memories in low power mode, OSC/PLL\_0/PLL\_1 are OFF, core clock frozen, all peripherals are disabled.
5. STOP "P" mode Device Under Test (DUT) configuration: code fetched from RAM, code and data flash memories OFF, OSC/PLL\_0/PLL\_1 are OFF, core clock frozen, all peripherals are disabled.

### 3.10.3 DC electrical characteristics (3.3 V)

Table 23 gives the DC electrical characteristics at 3.3 V ( $3.0\text{ V} < V_{DD\_HV\_IOx} < 3.6\text{ V}$ , NVUSRO[PAD3V5V] = 1); see Figure 14.

Table 23. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)<sup>(1)</sup>

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
$V_{IL}$	D	Low level input voltage	—	$-0.1^{(2)}$	—	V
	P		—	—	$0.35 V_{DD\_HV\_IOx}$	V

Table 23. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)<sup>(1)</sup> (continued)

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
V <sub>IH</sub>	P	High level input voltage	—	0.65 V <sub>DD_HV_IOx</sub>	—	V
	D		—	—	V <sub>DD_HV_IOx</sub> + 0.1 <sup>(2)</sup>	V
V <sub>HYS</sub>	T	Schmitt trigger hysteresis	—	0.1 V <sub>DD_HV_IOx</sub>	—	V
V <sub>OL_S</sub>	P	Slow, low level output voltage	I <sub>OL</sub> = 1.5 mA	—	0.5	V
V <sub>OH_S</sub>	P	Slow, high level output voltage	I <sub>OH</sub> = -1.5 mA	V <sub>DD_HV_IOx</sub> - 0.8	—	V
V <sub>OL_M</sub>	P	Medium, low level output voltage	I <sub>OL</sub> = 2 mA	—	0.5	V
V <sub>OH_M</sub>	P	Medium, high level output voltage	I <sub>OH</sub> = -2 mA	V <sub>DD_HV_IOx</sub> - 0.8	—	V
V <sub>OL_F</sub>	P	Fast, low level output voltage	I <sub>OL</sub> = 1.5 mA	—	0.5	V
V <sub>OH_F</sub>	P	Fast, high level output voltage	I <sub>OH</sub> = -1.5 mA	V <sub>DD_HV_IOx</sub> - 0.8	—	V
V <sub>OL_SYM</sub>	P	Symmetric, low level output voltage	I <sub>OL</sub> = 1.5 mA	—	0.5	V
V <sub>OH_SYM</sub>	P	Symmetric, high level output voltage	I <sub>OH</sub> = -1.5 mA	V <sub>DD_HV_IOx</sub> - 0.8	—	V
I <sub>PU</sub>	P	Equivalent pull-up current	V <sub>IN</sub> = V <sub>IL</sub>	-130	—	μA
			V <sub>IN</sub> = V <sub>IH</sub>	—	-10	
I <sub>PD</sub>	P	Equivalent pull-down current	V <sub>IN</sub> = V <sub>IL</sub>	10	—	μA
			V <sub>IN</sub> = V <sub>IH</sub>	—	130	
I <sub>IL</sub>	P	Input leakage current (all bidirectional ports)	T <sub>A</sub> = -40 to 125 °C	—	1	μA
I <sub>IL</sub>	P	Input leakage current (all ADC input-only ports)	T <sub>A</sub> = -40 to 125 °C	—	0.5	μA
C <sub>IN</sub>	D	Input capacitance	—	—	10	pF
I <sub>PU</sub>	D	$\overline{\text{RESET}}$ , equivalent pull-up current	V <sub>IN</sub> = V <sub>IL</sub>	-130	—	μA
			V <sub>IN</sub> = V <sub>IH</sub>	—	-10	

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in [Table 9](#).

Table 26. I/O weight (continued)

Pad	LQFP144		LQFP100	
	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V
PAD[86]	9%	6%	—	—
MODO[0]	12%	8%	—	—
PAD[7]	4%	4%	11%	10%
PAD[36]	5%	4%	11%	9%
PAD[8]	5%	4%	10%	9%
PAD[37]	5%	4%	10%	9%
PAD[5]	5%	4%	9%	8%
PAD[39]	5%	4%	9%	8%
PAD[35]	5%	4%	8%	7%
PAD[87]	12%	9%	—	—
PAD[88]	9%	6%	—	—
PAD[89]	10%	7%	—	—
PAD[90]	15%	11%	—	—
PAD[91]	6%	5%	—	—
PAD[57]	8%	7%	8%	7%
PAD[56]	13%	11%	13%	11%
PAD[53]	14%	12%	14%	12%
PAD[54]	15%	13%	15%	13%
PAD[55]	25%	22%	25%	22%
PAD[96]	27%	24%	—	—
PAD[65]	1%	1%	1%	1%
PAD[67]	1%	1%	—	—
PAD[33]	1%	1%	1%	1%
PAD[68]	1%	1%	—	—
PAD[23]	1%	1%	1%	1%
PAD[69]	1%	1%	—	—
PAD[34]	1%	1%	1%	1%
PAD[70]	1%	1%	—	—
PAD[24]	1%	1%	1%	1%
PAD[71]	1%	1%	—	—
PAD[66]	1%	1%	1%	1%
PAD[25]	1%	1%	1%	1%
PAD[26]	1%	1%	1%	1%

Table 26. I/O weight (continued)

Pad	LQFP144		LQFP100	
	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V
PAD[27]	1%	1%	1%	1%
PAD[28]	1%	1%	1%	1%
PAD[63]	1%	1%	1%	1%
PAD[72]	1%	1%	—	—
PAD[29]	1%	1%	1%	1%
PAD[73]	1%	1%	—	—
PAD[31]	1%	1%	1%	1%
PAD[74]	1%	1%	—	—
PAD[30]	1%	1%	1%	1%
PAD[75]	1%	1%	—	—
PAD[32]	1%	1%	1%	1%
PAD[76]	1%	1%	—	—
PAD[64]	1%	1%	1%	1%
PAD[0]	23%	20%	23%	20%
PAD[1]	21%	18%	21%	18%
PAD[107]	20%	17%	—	—
PAD[58]	19%	16%	19%	16%
PAD[106]	18%	16%	—	—
PAD[59]	17%	15%	17%	15%
PAD[105]	16%	14%	—	—
PAD[43]	15%	13%	15%	13%
PAD[104]	14%	13%	—	—
PAD[44]	13%	12%	13%	12%
PAD[103]	12%	11%	—	—
PAD[2]	11%	10%	11%	10%
PAD[101]	11%	9%	—	—
PAD[21]	10%	8%	10%	8%
TMS	1%	1%	1%	1%
TCK	1%	1%	1%	1%
PAD[20]	16%	11%	16%	11%
PAD[3]	4%	3%	4%	3%
PAD[61]	9%	8%	9%	8%
PAD[102]	11%	10%	—	—

**Table 29. Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)**

Symbol		C	Parameter	Value		Unit
				Min	Max	
f <sub>OSC</sub>	SR	—	Oscillator frequency	4	40	MHz
g <sub>m</sub>	—	P	Transconductance	4	20	mA/V
V <sub>OSC</sub>	—	T	Oscillation amplitude on XTAL pin	1	—	V
t <sub>OSCSU</sub>	—	T	Start-up time <sup>(1),(2)</sup>	8	—	ms

1. The start-up time is dependent upon crystal characteristics, board leakage, etc., high ESR and excessive capacitive loads can cause long start-up time.

2. Value captured when amplitude reaches 90% of XTAL

**Table 30. Input clock characteristics**

Symbol	C	Parameter	Value			Unit
			Min	Typ	Max	
$f_{OSC}$	SR	Oscillator frequency	4	—	40	MHz
$f_{CLK}$	SR	Frequency in bypass	—	—	64	MHz
$t_{rCLK}$	SR	Rise/fall time in bypass	—	—	1	ns
$t_{DC}$	SR	Duty cycle	47.5	50	52.5	%

### 3.12 FMPLL electrical characteristics

**Table 31. FMPLL electrical characteristics**

Symbol	C	Parameter	Conditions <sup>(1)</sup>	Value		Unit
				Min	Max	
$f_{ref\_crystal}$ $f_{ref\_ext}$	D	PLL reference frequency range <sup>(2)</sup>	Crystal reference	4	40	MHz
$f_{PLLIN}$	D	Phase detector input frequency range (after pre-divider)	—	4	16	MHz
$f_{FMPLLOUT}$	D	Clock frequency range in normal mode	—	16	120	MHz
$f_{FREE}$	P	Free-running frequency	Measured using clock division — typically /16	20	150	MHz
$t_{CYC}$	D	System clock period	—	—	$1 / f_{SYS}$	ns
$f_{LORL}$ $f_{LORH}$	D	Loss of reference frequency window <sup>(3)</sup>	Lower limit	1.6	3.7	MHz
			Upper limit	24	56	
$f_{SCM}$	D	Self-clocked mode frequency <sup>(4),(5)</sup>	—	20	150	MHz



**Equation 7**

$$V_{A1} \cdot (C_S + C_{P1} + C_{P2}) = V_A \cdot (C_{P1} + C_{P2})$$

- A second charge transfer involves also  $C_F$  (that is typically bigger than the on-chip capacitance) through the resistance  $R_L$ : again considering the worst case in which  $C_{P2}$  and  $C_S$  were in parallel to  $C_{P1}$  (since the time constant in reality would be faster), the time constant is:

**Equation 8**

$$\tau_2 < R_L \cdot (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time  $T_S$ , a constraints on  $R_L$  sizing is obtained:

**Equation 9**


$$8.5 \cdot \tau_2 = 8.5 \cdot R_L \cdot (C_S + C_{P1} + C_{P2}) < T_S$$

Of course,  $R_L$  shall be sized also according to the current limitation constraints, in combination with  $R_S$  (source impedance) and  $R_F$  (filter resistance). Being  $C_F$  definitively bigger than  $C_{P1}$ ,  $C_{P2}$  and  $C_S$ , then the final voltage  $V_{A2}$  (at the end of the charge transfer transient) will be much higher than  $V_{A1}$ . [Equation 10](#) must be respected (charge balance assuming now  $C_S$  already charged at  $V_{A1}$ ):

**Equation 10**

$$V_{A2} \cdot (C_S + C_{P1} + C_{P2} + C_F) = V_A \cdot C_F + V_{A1} \cdot (C_{P1} + C_{P2} + C_S)$$

The two transients above are not influenced by the voltage source that, due to the presence of the  $R_F C_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_F C_F$  of the filter is very high with respect to the sampling time ( $T_S$ ). The filter is typically designed to act as anti-aliasing.



**Figure 18. Spectral representation of input signal**

Table 33. ADC conversion characteristics (continued)

Symbol		C	Parameter	Conditions <sup>(1)</sup>	Value			Unit
					Min	Typ	Max	
t <sub>ADC_PU</sub>	SR	—	ADC power-up delay (time needed for ADC to settle exiting from software power down; PWDN bit = 0)	—	—	—	1.5	μs
C <sub>S</sub> <sup>(10)</sup>	—	D	ADC input sampling capacitance	—	—	—	2.5	pF
C <sub>P1</sub> <sup>(10)</sup>	—	D	ADC input pin capacitance 1	—	—	—	3	pF
C <sub>P2</sub> <sup>(10)</sup>	—	D	ADC input pin capacitance 2	—	—	—	1	pF
R <sub>SW1</sub> <sup>(10)</sup>	—	D	Internal resistance of analog source	V <sub>DD_HV_ADC</sub> = 5 V ± 10%	—	—	0.6	kΩ
				V <sub>DD_HV_ADC</sub> = 3.3 V ± 10%	—	—	3	kΩ
R <sub>AD</sub> <sup>(10)</sup>	—	D	Internal resistance of analog source	—	—	—	2	kΩ
I <sub>INJ</sub>	—	T	Input current injection	Current injection on one ADC input, different from the converted one. Remains within TUE spec.	−5	—	5	mA
INL	CC	P	Integral non-linearity	No overload	−1.5	—	1.5	LSB
DNL	CC	P	Differential non-linearity	No overload	−1.0	—	1.0	LSB
OSE	CC	T	Offset error	—	—	±1	—	LSB
GE	CC	T	Gain error	—	—	±1	—	LSB
TUE	CC	P	Total unadjusted error without current injection	—	−2.5	—	2.5	LSB
TUE	CC	T	Total unadjusted error with current injection	—	−3	—	3	LSB

- $V_{DD} = 3.3 V$  to  $3.6 V$  /  $4.5 V$  to  $5.5 V$ ,  $T_A = -40^\circ C$  to  $T_{A\ MAX}$ , unless otherwise specified and analog input voltage from  $V_{SS\_HV\_ADCx}$  to  $V_{DD\_HV\_ADCx}$ .
- $V_{AINx}$  may exceed  $V_{SS\_HV\_AD}$  and  $V_{DD\_HV\_AD}$  limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.
- Not allowed to refer this voltage to  $V_{DD\_HV\_ADV1}$ ,  $V_{SS\_HV\_ADV1}$
- Not allowed to refer this voltage to  $V_{DD\_HV\_ADV0}$ ,  $V_{SS\_HV\_ADV0}$
- AD\_clk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.
- When configured to allow 60 MHz ADC, the minimum ADC clock speed is 9 MHz, below which precision is lost.
- During the sample time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{ADC\_S}$ . After the end of the sample time  $t_{ADC\_S}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_{ADC\_S}$  depend on programming.
- This parameter includes the sample time  $t_{ADC\_S}$ .
- 20 MHz ADC clock. Specific prescaler is programmed on MC\_PLL\_CLK to provide 20 MHz clock to the ADC.
- See [Figure 16](#).




Figure 23. JTAG test access port timing




Figure 32. DSPI classic SPI timing – Slave, CPHA = 1




Figure 33. DSPI modified transfer format timing – Master, CPHA = 0

## 6 Revision history

[Table 46](#) summarizes revisions to this document.

**Table 46. Revision history**

Date	Revision	Changes
28-Aug-2008	1	Initial release
25-Nov-2008	2	<p><a href="#">Table 7</a>: TDO and TDI pins (Port pins B[4:5] are single function pins.</p> <p><a href="#">Table 12</a>, <a href="#">Table 13</a>: Thermal characteristics added.</p> <p><a href="#">Table 11</a>, <a href="#">Table 12</a>: EMI testing specifications split into separate tables for Normal mode and Airbag mode; data to be added in a later revision.</p> <p><a href="#">Table 16</a>, <a href="#">Table 17</a>, <a href="#">Table 19</a>, <a href="#">Table 20</a>: Supply current specifications split into separate tables for Normal mode and Airbag mode; data to be added in a later revision.</p> <p><a href="#">Table 23</a>:  <ul style="list-style-type: none"> <li>● Values for <math>I_{OL}</math> and <math>I_{OH}</math> (in Conditions column) changed.</li> <li>● Max values for <math>V_{OH\_S}</math>, <math>V_{OH\_M}</math>, <math>V_{OH\_F}</math> and <math>V_{OH\_SYM}</math> deleted.</li> <li>● <math>V_{ILR}</math> max value changed.</li> <li>● <math>I_{PUR}</math> min and max values changed.</li> </ul> </p> <p><a href="#">Table 27</a>: Sensitivity value changed.</p> <p><a href="#">Table 30</a>: Most values in table changed.</p>
05-Mar-2009	3	<ul style="list-style-type: none"> <li>● Description of system requirements, controller characteristics and how controller characteristics are guaranteed updated.</li> <li>● Electrical parameters updated.</li> <li>● EMI characteristics are now in one table; values have been updated.</li> <li>● ESD characteristics are now in one table.</li> <li>● Electrical parameters are identified as either system requirements or controller characteristics. Method used to guarantee each controller characteristic is noted in table.</li> <li>● AC Timings: 1149.1 (JTAG) Timing, Nexus Timing, External Interrupt Timing, and DSPI Timing sections deleted</li> </ul>