



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	36K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p44l5cefbr">https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p44l5cefbr</a>

## Contents

<b>1</b>	<b>Introduction . . . . .</b>	<b>7</b>
1.1	Document overview . . . . .	7
1.2	Description . . . . .	7
1.3	Device comparison . . . . .	7
1.4	Block diagram . . . . .	9
1.5	Feature details . . . . .	13
1.5.1	High performance e200z0 core processor . . . . .	13
1.5.2	Crossbar switch (XBAR) . . . . .	13
1.5.3	Enhanced direct memory access (eDMA) . . . . .	14
1.5.4	Flash memory . . . . .	14
1.5.5	Static random access memory (SRAM) . . . . .	15
1.5.6	Interrupt controller (INTC) . . . . .	15
1.5.7	System status and configuration module (SSCM) . . . . .	16
1.5.8	System clocks and clock generation . . . . .	16
1.5.9	Frequency-modulated phase-locked loop (FMPLL) . . . . .	17
1.5.10	Main oscillator . . . . .	17
1.5.11	Internal RC oscillator . . . . .	17
1.5.12	Periodic interrupt timer (PIT) . . . . .	17
1.5.13	System timer module (STM) . . . . .	18
1.5.14	Software watchdog timer (SWT) . . . . .	18
1.5.15	Fault collection unit (FCU) . . . . .	18
1.5.16	System integration unit – Lite (SIUL) . . . . .	18
1.5.17	Boot and censorship . . . . .	19
1.5.18	Error correction status module (ECSM) . . . . .	19
1.5.19	Peripheral bridge (PBRIDGE) . . . . .	20
1.5.20	Controller area network (FlexCAN) . . . . .	20
1.5.21	Safety port (FlexCAN) . . . . .	21
1.5.22	FlexRay . . . . .	22
1.5.23	Serial communication interface module (LINFlex) . . . . .	22
1.5.24	Deserial serial peripheral interface (DSPI) . . . . .	23
1.5.25	Pulse width modulator (FlexPWM) . . . . .	23
1.5.26	eTimer . . . . .	25
1.5.27	Analog-to-digital converter (ADC) module . . . . .	25
1.5.28	Cross triggering unit (CTU) . . . . .	26

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	SPC560P44Lx, SPC560P50Lx device comparison . . . . .	7
Table 3.	SPC560P44Lx, SPC560P50Lx device configuration differences . . . . .	8
Table 4.	SPC560P44Lx, SPC560P50Lx series block summary . . . . .	11
Table 5.	Supply pins . . . . .	32
Table 6.	System pins . . . . .	33
Table 7.	Pin muxing . . . . .	35
Table 8.	Parameter classifications . . . . .	49
Table 9.	Absolute maximum ratings . . . . .	50
Table 10.	Recommended operating conditions (5.0 V) . . . . .	53
Table 11.	Recommended operating conditions (3.3 V) . . . . .	54
Table 12.	Thermal characteristics for 144-pin LQFP . . . . .	56
Table 13.	Thermal characteristics for 100-pin LQFP . . . . .	57
Table 14.	EMI testing specifications . . . . .	59
Table 15.	ESD ratings, . . . . .	59
Table 16.	Approved NPN ballast components (configuration with resistor on base) . . . . .	60
Table 17.	Voltage regulator electrical characteristics (configuration with resistor on base) . . . . .	61
Table 18.	Voltage regulator electrical characteristics (configuration without resistor on base) . . . . .	62
Table 19.	Low voltage monitor electrical characteristics. . . . .	63
Table 20.	PAD3V5V field description . . . . .	65
Table 21.	DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) . . . . .	66
Table 22.	Supply current (5.0 V, NVUSRO[PAD3V5V] = 0) . . . . .	67
Table 23.	DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) . . . . .	67
Table 24.	Supply current (3.3 V, NVUSRO[PAD3V5V] = 1) . . . . .	69
Table 25.	I/O supply segment. . . . .	70
Table 26.	I/O weight . . . . .	70
Table 27.	I/O consumption . . . . .	74
Table 28.	Main oscillator output electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0) . . . . .	75
Table 29.	Main oscillator output electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1) . . . . .	76
Table 30.	Input clock characteristics. . . . .	76
Table 31.	FMPPLL electrical characteristics . . . . .	76
Table 32.	16 MHz RC oscillator electrical characteristics . . . . .	78
Table 33.	ADC conversion characteristics . . . . .	83
Table 34.	Program and erase specifications . . . . .	85
Table 35.	Flash memory module life. . . . .	85
Table 36.	Flash memory read access timing . . . . .	86
Table 37.	Output pin transition times . . . . .	86
Table 38.	RESET electrical characteristics. . . . .	88
Table 39.	JTAG pin AC electrical characteristics . . . . .	89
Table 40.	Nexus debug port timing. . . . .	92
Table 41.	External interrupt timing . . . . .	94
Table 42.	DSPI timing. . . . .	95
Table 43.	LQFP144 mechanical data . . . . .	102
Table 44.	LQFP100 package mechanical data. . . . .	104
Table 45.	Abbreviations . . . . .	106
Table 46.	Revision history . . . . .	107

# List of figures

Figure 1.	SPC560P44Lx, SPC560P50Lx block diagram . . . . .	10
Figure 2.	144-pin LQFP pinout – Full featured configuration (top view) . . . . .	29
Figure 3.	100-pin LQFP pinout – Airbag configuration (top view) . . . . .	30
Figure 4.	100-pin LQFP pinout – Full featured configuration (top view) . . . . .	31
Figure 5.	Power supplies constraints ( $-0.3 \text{ V} \leq V_{\text{DD\_HV\_IO}_x} \leq 6.0 \text{ V}$ ) . . . . .	52
Figure 6.	Independent ADC supply ( $-0.3 \text{ V} \leq V_{\text{DD\_HV\_REG}} \leq 6.0 \text{ V}$ ) . . . . .	52
Figure 7.	Power supplies constraints ( $3.0 \text{ V} \leq V_{\text{DD\_HV\_IO}_x} \leq 5.5 \text{ V}$ ) . . . . .	55
Figure 8.	Independent ADC supply ( $3.0 \text{ V} \leq V_{\text{DD\_HV\_REG}} \leq 5.5 \text{ V}$ ) . . . . .	56
Figure 9.	Configuration with resistor on base . . . . .	60
Figure 10.	Configuration without resistor on base . . . . .	62
Figure 11.	Power-up typical sequence . . . . .	64
Figure 12.	Power-down typical sequence . . . . .	64
Figure 13.	Brown-out typical sequence . . . . .	65
Figure 14.	Input DC electrical characteristics definition . . . . .	70
Figure 15.	ADC characteristics and error definitions . . . . .	79
Figure 16.	Input equivalent circuit . . . . .	80
Figure 17.	Transient behavior during sampling phase . . . . .	81
Figure 18.	Spectral representation of input signal . . . . .	82
Figure 19.	Pad output delay . . . . .	87
Figure 20.	Start-up reset requirements . . . . .	87
Figure 21.	Noise filtering on reset signal . . . . .	88
Figure 22.	JTAG test clock input timing . . . . .	90
Figure 23.	JTAG test access port timing . . . . .	91
Figure 24.	JTAG boundary scan timing . . . . .	92
Figure 25.	Nexus output timing . . . . .	93
Figure 26.	Nexus event trigger and test clock timings . . . . .	93
Figure 27.	Nexus TDI, TMS, TDO timing . . . . .	94
Figure 28.	External interrupt timing . . . . .	95
Figure 29.	DSPI classic SPI timing – Master, CPHA = 0 . . . . .	96
Figure 30.	DSPI classic SPI timing – Master, CPHA = 1 . . . . .	97
Figure 31.	DSPI classic SPI timing – Slave, CPHA = 0 . . . . .	97
Figure 32.	DSPI classic SPI timing – Slave, CPHA = 1 . . . . .	98
Figure 33.	DSPI modified transfer format timing – Master, CPHA = 0 . . . . .	98
Figure 34.	DSPI modified transfer format timing – Master, CPHA = 1 . . . . .	99
Figure 35.	DSPI modified transfer format timing – Slave, CPHA = 0 . . . . .	99
Figure 36.	DSPI modified transfer format timing – Slave, CPHA = 1 . . . . .	100
Figure 37.	DSPI PCS strobe (PCSS) timing . . . . .	100
Figure 38.	LQFP144 package mechanical drawing . . . . .	101
Figure 39.	LQFP100 package mechanical drawing . . . . .	103
Figure 40.	Commercial product code structure . . . . .	105

**Table 2.** SPC560P44Lx, SPC560P50Lx device comparison (continued)

Feature	SPC560P44	SPC560P50
eDMA (enhanced direct memory access) channels		16
FlexRay		Yes <sup>(1)</sup>
FlexCAN (controller area network)		2 <sup>(2),(3)</sup>
Safety port		Yes (via second FlexCAN module)
FCU (fault collection unit)		Yes
CTU (cross triggering unit)		Yes
eTimer		2 (16-bit, 6 channels)
FlexPWM (pulse-width modulation) channels		8 (capturing on X-channels)
ADC (analog-to-digital converter)		2 (10-bit, 15-channel <sup>(4)</sup> )
LINFlex		2
DSPI (deserial serial peripheral interface)		4
CRC (cyclic redundancy check) unit		Yes
JTAG controller		Yes
Nexus port controller (NPC)		Yes (Level 2+)
Supply	Digital power supply <sup>(5)</sup>	3.3 V or 5 V single supply with external transistor
	Analog power supply	3.3 V or 5 V
	Internal RC oscillator	16 MHz
	External crystal oscillator	4–40 MHz
Packages		LQFP100 LQFP144
Temperature	Standard ambient temperature	–40 to 125 °C

1. 32 message buffers, selectable single or dual channel support
2. Each FlexCAN module has 32 message buffers.
3. One FlexCAN module can act as a Safety Port with a bit rate as high as 7.5 Mbit/s.
4. Four channels shared between the two ADCs
5. The different supply voltages vary according to the part number ordered.

SPC560P44Lx, SPC560P50Lx is available in two configurations having different features: full-featured and airbag. [Table 3](#) shows the main differences between the two versions.

**Table 3.** SPC560P44Lx, SPC560P50Lx device configuration differences

Feature	Full-featured	Airbag
CTU (cross triggering unit)	Yes	No
FlexPWM	Yes	No

The SIU provides the following features:

- Centralized general purpose input output (GPIO) control of as many as 80 input/output pins and 26 analog input-only pads (package dependent)
- All GPIO pins can be independently configured to support pull-up, pull down, or no pull
- Reading and writing to GPIO supported both as individual pins and 16-bit wide ports
- All peripheral pins (except ADC channels) can be alternatively configured as both general purpose input or output pins
- ADC channels support alternative configuration as general purpose inputs
- Direct readback of the pin value is supported on all pins through the SIUL
- Configurable digital input filter that can be applied to some general purpose input pins for noise elimination: as many as 4 internal functions can be multiplexed onto 1 pin

### 1.5.17 Boot and censorship

Different booting modes are available in the SPC560P44Lx, SPC560P50Lx: booting from internal flash memory and booting via a serial link.

The default booting scheme uses the internal flash memory (an internal pull-down is used to select this mode). Optionally, the user can boot via FlexCAN or LINFlex (using the boot assist module software).

A censorship scheme is provided to protect the content of the flash memory and offer increased security for the entire device.

A password mechanism is designed to grant the legitimate user access to the non-volatile memory.

#### Boot assist module (BAM)

The BAM is a block of read-only one-time programmed memory and is identical for all SPC560Pxx devices that are based on the e200z0h core. The BAM program is executed every time the device is powered on if the alternate boot mode has been selected by the user.

The BAM provides the following features:

- Serial bootloading via FlexCAN or LINFlex
- Ability to accept a password via the used serial communication channel to grant the legitimate user access to the non-volatile memory

### 1.5.18 Error correction status module (ECSM)

The ECSM provides a myriad of miscellaneous control functions regarding program-visible information about the platform configuration and revision levels, a reset status register, a software watchdog timer, wakeup control for exiting sleep modes, and information on platform memory errors reported by error-correcting codes and/or generic access error information for certain processor cores.

The Error Correction Status Module supports a number of miscellaneous control functions for the platform. The ECSM includes these features:

- Registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
- For test purposes, optional registers to specify the generation of double-bit memory errors are enabled on the SPC560P44Lx, SPC560P50Lx.

block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal busses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at  $V_{DDIO}$  (no dedicated power supply)
- Nexus 2+ features supported
  - Static debug
  - Watchpoint messaging
  - Ownership trace messaging
  - Program trace messaging
  - Real time read/write of any internally memory mapped resources through JTAG pins
  - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information
  - Watchpoint triggering, watchpoint triggers program tracing
- Auxiliary Output Port
  - 4 MDO (Message Data Out) pins
  - MCKO (Message Clock Out) pin
  - 2 MSEO (Message Start/End Out) pins
  - EVTO (Event Out) pin
- Auxiliary Input Port
  - EVT1 (Event In) pin

### 1.5.30 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (x25 protocol):
  - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol):
  - $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC\_CFG and CRC\_INP registers at the maximum frequency


### 1.5.31 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

## 2 Package pinouts and signal descriptions

## 2.1 Package pinouts

The LQFP pinouts are shown in the following figures.



*Note:* Availability of port pin alternate functions depends on product selection.

**Figure 2.** 144-pin LQFP pinout – Full featured configuration (top view)

**Table 7. Pin muxing**

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1), (2)</sup>	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
Port A (16-bit)									
A[0]	PCR[0]	ALT0 ALT1 ALT2 ALT3 —	GPIO[0] ETC[0] SCK F[0] EIRQ[0]	SIUL eTimer_0 DSPI_2 FCU_0 SIUL	I/O I/O O O I	Slow	Medium	51	73
A[1]	PCR[1]	ALT0 ALT1 ALT2 ALT3 —	GPIO[1] ETC[1] SOUT F[1] EIRQ[1]	SIUL eTimer_0 DSPI_2 FCU_0 SIUL	I/O I/O O O I	Slow	Medium	52	74
A[2] <sup>(6)</sup>	PCR[2]	ALT0 ALT1 ALT2 ALT3 — — —	GPIO[2] ETC[2] — A[3] SIN ABS[0] EIRQ[2]	SIUL eTimer_0 — FlexPWM_0 DSPI_2 MC_RGM SIUL	I/O I/O — O I I	Slow	Medium	57	84
A[3] <sup>(6)</sup>	PCR[3]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[3] ETC[3] CS0 B[3] ABS[2] EIRQ[3]	SIUL eTimer_0 DSPI_2 FlexPWM_0 MC_RGM SIUL	I/O I/O I/O O I I	Slow	Medium	64	92
A[4] <sup>(6)</sup>	PCR[4]	ALT0 ALT1 ALT2 ALT3 — —	GPIO[4] ETC[0] CS1 ETC[4] FAB EIRQ[4]	SIUL eTimer_1 DSPI_2 eTimer_0 MC_RGM SIUL	I/O I/O O I/O I I	Slow	Medium	75	108
A[5]	PCR[5]	ALT0 ALT1 ALT2 ALT3 —	GPIO[5] CS0 ETC[5] CS7 EIRQ[5]	SIUL DSPI_1 eTimer_1 DSPI_0 SIUL	I/O I/O I/O O I	Slow	Medium	8	14
A[6]	PCR[6]	ALT0 ALT1 ALT2 ALT3 —	GPIO[6] SCK — — EIRQ[6]	SIUL DSPI_1 — — SIUL	I/O I/O — — I	Slow	Medium	2	2

**Table 7. Pin muxing (continued)**

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1), (2)</sup>	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.			
						SRC = 0	SRC = 1	100-pin	144-pin		
A[14]	PCR[14]	ALT0	GPIO[14]	SIUL	I/O	Slow	Medium	99	143		
		ALT1	TXD	Safety Port_0	O						
		ALT2	ETC[4]	eTimer_1	I/O	Slow	Medium				
		ALT3	—	—	—						
		—	EIRQ[13]	SIUL	I						
A[15]	PCR[15]	ALT0	GPIO[15]	SIUL	I/O	Slow	Medium	100	144		
		ALT1	—	—	—						
		ALT2	ETC[5]	eTimer_1	I/O						
		ALT3	—	—	—						
		—	RXD	Safety Port_0	I						
B[0]	PCR[16]	ALT0	GPIO[16]	SIUL	I/O	Slow	Medium	76	109		
		ALT1	TXD	FlexCAN_0	O						
		ALT2	ETC[2]	eTimer_1	I/O						
		ALT3	DEBUG[0]	SSCM	—						
		—	EIRQ[15]	SIUL	I						
B[1]	PCR[17]	ALT0	GPIO[17]	SIUL	I/O	Slow	Medium	77	110		
		ALT1	—	—	—						
		ALT2	ETC[3]	eTimer_1	I/O						
		ALT3	DEBUG[1]	SSCM	—						
		—	RXD	FlexCAN_0	I						
B[2]	PCR[18]	ALT0	GPIO[18]	SIUL	I/O	Slow	Medium	79	114		
		ALT1	TXD	LIN_0	O						
		ALT2	—	—	—						
		ALT3	DEBUG[2]	SSCM	—						
		—	EIRQ[17]	SIUL	I						
B[3]	PCR[19]	ALT0	GPIO[19]	SIUL	I/O	Slow	Medium	80	116		
		ALT1	—	—	—						
		ALT2	—	—	—						
		ALT3	DEBUG[3]	SSCM	—						
		—	RXD	LIN_0	I						
B[6]	PCR[22]	ALT0	GPIO[22]	SIUL	I/O	Slow	Medium	96	138		
		ALT1	CLKOUT	MC_CGL	O						
		ALT2	CS2	DSPI_2	O						
		ALT3	—	—	—						
		—	EIRQ[18]	SIUL	I						

**Table 7. Pin muxing (continued)**

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1), (2)</sup>	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
C[13]	PCR[45]	ALT0	GPIO[45]	SIUL	I/O	Slow	Medium	71	101
		ALT1	ETC[1]	eTimer_1	I/O				
		ALT2	—	—	—				
		ALT3	—	—	—				
		—	EXT_IN	CTU_0	I				
C[14]	PCR[46]	ALT0	GPIO[46]	SIUL	I/O	Slow	Medium	72	103
		ALT1	ETC[2]	eTimer_1	I/O				
		ALT2	EXT_TGR	CTU_0	O				
		ALT3	—	—	—				
		—	—	—	—				
C[15]	PCR[47]	ALT0	GPIO[47]	SIUL	I/O	Slow	Symmetric	85	124
		ALT1	CA_TR_EN	FlexRay_0	O				
		ALT2	ETC[0]	eTimer_1	I/O				
		ALT3	A[1]	FlexPWM_0	O				
		—	EXT_IN	CTU_0	I				
D[0]	PCR[48]	ALT0	GPIO[48]	SIUL	I/O	Slow	Symmetric	86	125
		ALT1	CA_TX	FlexRay_0	O				
		ALT2	ETC[1]	eTimer_1	I/O				
		ALT3	B[1]	FlexPWM_0	O				
		—	—	—	—				
D[1]	PCR[49]	ALT0	GPIO[49]	SIUL	I/O	Slow	Medium	3	3
		ALT1	—	—	—				
		ALT2	ETC[2]	eTimer_1	I/O				
		ALT3	EXT_TRG	CTU_0	O				
		—	CA_RX	FlexRay_0	I				
D[2]	PCR[50]	ALT0	GPIO[50]	SIUL	I/O	Slow	Medium	97	140
		ALT1	—	—	—				
		ALT2	ETC[3]	eTimer_1	I/O				
		ALT3	X[3]	FlexPWM_0	I/O				
		—	CB_RX	FlexRay_0	I				
D[3]	PCR[51]	ALT0	GPIO[51]	SIUL	I/O	Slow	Symmetric	89	128
		ALT1	CB_TX	FlexRay_0	O				
		ALT2	ETC[4]	eTimer_1	I/O				
		ALT3	A[3]	FlexPWM_0	O				
		—	—	—	—				
D[4]	PCR[52]	ALT0	GPIO[52]	SIUL	I/O	Slow	Symmetric	90	129
		ALT1	CB_TR_EN	FlexRay_0	O				
		ALT2	ETC[5]	eTimer_1	I/O				
		ALT3	B[3]	FlexPWM_0	O				
		—	—	—	—				

**Table 7. Pin muxing (continued)**

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1), (2)</sup>	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
D[5]	PCR[53]	ALT0	GPIO[53]	SIUL	I/O	Slow	Medium	22	33
		ALT1	CS3	DSPI_0	O				
		ALT2	F[0]	FCU_0	O				
		ALT3	SOUT	DSPI_3	O				
D[6]	PCR[54]	ALT0	GPIO[54]	SIUL	I/O	Slow	Medium	23	34
		ALT1	CS2	DSPI_0	O				
		ALT2	SCK	DSPI_3	I/O				
		—	FAULT[1]	FlexPWM_0	—				
D[7]	PCR[55]	ALT0	GPIO[55]	SIUL	I/O	Slow	Medium	26	37
		ALT1	CS3	DSPI_1	O				
		ALT2	F[1]	FCU_0	O				
		ALT3	CS4	DSPI_0	O				
		—	SIN	DSPI_3	I				
D[8]	PCR[56]	ALT0	GPIO[56]	SIUL	I/O	Slow	Medium	21	32
		ALT1	CS2	DSPI_1	O				
		ALT2	—	—	—				
		ALT3	CS5	DSPI_0	O				
D[9]	PCR[57]	ALT0	GPIO[57]	SIUL	I/O	Slow	Medium	15	26
		ALT1	X[0]	FlexPWM_0	I/O				
		ALT2	TXD	LIN_1	O				
		ALT3	—	—	—				
D[10]	PCR[58]	ALT0	GPIO[58]	SIUL	I/O	Slow	Medium	53	76
		ALT1	A[0]	FlexPWM_0	O				
		ALT2	CS0	DSPI_3	I/O				
		ALT3	—	—	—				
D[11]	PCR[59]	ALT0	GPIO[59]	SIUL	I/O	Slow	Medium	54	78
		ALT1	B[0]	FlexPWM_0	O				
		ALT2	CS1	DSPI_3	O				
		ALT3	SCK	DSPI_3	I/O				
D[12]	PCR[60]	ALT0	GPIO[60]	SIUL	I/O	Slow	Medium	70	99
		ALT1	X[1]	FlexPWM_0	I/O				
		ALT2	—	—	—				
		ALT3	—	—	I				
D[13]	PCR[61]	ALT0	GPIO[61]	SIUL	I/O	Slow	Medium	67	95
		ALT1	A[1]	FlexPWM_0	O				
		ALT2	CS2	DSPI_3	O				
		ALT3	SOUT	DSPI_3	O				

**Table 7. Pin muxing (continued)**

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1), (2)</sup>	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
D[14]	PCR[62]	ALT0	GPIO[62]	SIUL	I/O	Slow	Medium	73	105
		ALT1	B[1]	FlexPWM_0	O				
		ALT2	CS3	DSPI_3	O	Input only	—	—	—
		ALT3	—	—	—				
		—	SIN	DSPI_3	I				
D[15]	PCR[63]	ALT0	GPIO[63]	SIUL	Input only	—	—	41	58
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[4]	ADC_1					
Port E(16-bit)									
E[0]	PCR[64]	ALT0	GPIO[64]	SIUL	Input only	—	—	46	68
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[5]	ADC_1					
E[1]	PCR[65]	ALT0	GPIO[65]	SIUL	Input only	—	—	27	39
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[4]	ADC_0					
E[2]	PCR[66]	ALT0	GPIO[66]	SIUL	Input only	—	—	32	49
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[5]	ADC_0					
E[3]	PCR[67]	ALT0	GPIO[67]	SIUL	Input only	—	—	—	40
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[6]	ADC_0					
E[4]	PCR[68]	ALT0	GPIO[68]	SIUL	Input only	—	—	—	42
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[7]	ADC_0					

**Table 7. Pin muxing (continued)**

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1), (2)</sup>	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
E[5]	PCR[69]	ALT0	GPIO[69]	SIUL	Input only	—	—	—	44
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[8]	ADC_0					
E[6]	PCR[70]	ALT0	GPIO[70]	SIUL	Input only	—	—	—	46
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[9]	ADC_0					
E[7]	PCR[71]	ALT0	GPIO[71]	SIUL	Input only	—	—	—	48
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[10]	ADC_0					
E[8]	PCR[72]	ALT0	GPIO[72]	SIUL	Input only	—	—	—	59
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[6]	ADC_1					
E[9]	PCR[73]	ALT0	GPIO[73]	SIUL	Input only	—	—	—	61
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[7]	ADC_1					
E[10]	PCR[74]	ALT0	GPIO[74]	SIUL	Input only	—	—	—	63
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[8]	ADC_1					
E[11]	PCR[75]	ALT0	GPIO[75]	SIUL	Input only	—	—	—	65
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[9]	ADC_1					
E[12]	PCR[76]	ALT0	GPIO[76]	SIUL	Input only	—	—	—	67
		ALT1	—	—					
		ALT2	—	—					
		ALT3	—	—					
		—	AN[10]	ADC_1					

**Table 7. Pin muxing (continued)**

Port pin	Pad configuration register (PCR)	Alternate function <sup>(1), (2)</sup>	Functions	Peripheral <sup>(3)</sup>	I/O direction <sup>(4)</sup>	Pad speed <sup>(5)</sup>		Pin No.	
						SRC = 0	SRC = 1	100-pin	144-pin
F[14]	PCR[94]	ALT0	GPIO[94]	SIUL	I/O	Slow	Medium	—	115
		ALT1	TXD	LIN_1	O				
		ALT2	—	—	—				
		ALT3	—	—	—				
F[15]	PCR[95]	ALT0	GPIO[95]	SIUL	I/O	Slow	Medium	—	113
		ALT1	—	—	—				
		ALT2	—	—	—				
		ALT3	—	—	—				
Port G (12-bit)									
G[0]	PCR[96]	ALT0	GPIO[96]	SIUL	I/O	Slow	Medium	—	38
		ALT1	F[0]	FCU_0	O				
		ALT2	—	—	—				
		ALT3	—	SIUL	I				
G[1]	PCR[97]	ALT0	GPIO[97]	SIUL	I/O	Slow	Medium	—	141
		ALT1	F[1]	FCU_0	O				
		ALT2	—	—	—				
		ALT3	—	SIUL	I				
G[2]	PCR[98]	ALT0	GPIO[98]	SIUL	I/O	Slow	Medium	—	102
		ALT1	X[2]	FlexPWM_0	I/O				
		ALT2	—	—	—				
		ALT3	—	—	—				
G[3]	PCR[99]	ALT0	GPIO[99]	SIUL	I/O	Slow	Medium	—	104
		ALT1	A[2]	FlexPWM_0	O				
		ALT2	—	—	—				
		ALT3	—	—	—				
G[4]	PCR[100]	ALT0	GPIO[100]	SIUL	I/O	Slow	Medium	—	100
		ALT1	B[2]	FlexPWM_0	O				
		ALT2	—	—	—				
		ALT3	—	—	—				
G[5]	PCR[101]	ALT0	GPIO[101]	SIUL	I/O	Slow	Medium	—	85
		ALT1	X[3]	FlexPWM_0	I/O				
		ALT2	—	—	—				
		ALT3	—	—	—				
G[6]	PCR[102]	ALT0	GPIO[102]	SIUL	I/O	Slow	Medium	—	98
		ALT1	A[3]	FlexPWM_0	O				
		ALT2	—	—	—				
		ALT3	—	—	—				

common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in [Equation 2](#) as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$\text{Equation 2 } R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

- $R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta JC}$  = junction to case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )
- $R_{\theta CA}$  = case to ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using [Equation 3](#):

$$\text{Equation 3 } T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- $T_T$  = thermocouple temperature on top of the package ( $^{\circ}\text{C}$ )
- $\Psi_{JT}$  = thermal characterization parameter ( $^{\circ}\text{C}/\text{W}$ )
- $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

#### References:

Semiconductor Equipment and Materials International  
3081 Zanker Road  
San Jose, CA 95134      U.S.A.  
(408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at <http://www.jedec.org>.

### 3.15 Flash memory electrical characteristics

**Table 34. Program and erase specifications**

Symbol	C	Parameter	Value				Unit
			Min	Typical <sup>(1)</sup>	Initial max <sup>(2)</sup>	Max <sup>(3)</sup>	
T <sub>dwprogram</sub>	P	Double Word (64 bits) Program Time <sup>(4)</sup>	—	22	50	500	μs
T <sub>BKPRG</sub>	P	Bank Program (512 KB) <sup>(4)(5)</sup>	—	1.45	1.65	33	s
	P	Bank Program (64 KB) <sup>(4)(5)</sup>	—	0.18	0.21	4.10	s
T <sub>16kpperase</sub>	P	16 KB Block Pre-program and Erase Time	—	300	500	5000	ms
T <sub>32kpperase</sub>	P	32 KB Block Pre-program and Erase Time	—	400	600	5000	ms
T <sub>128kpperase</sub>	P	128 KB Block Pre-program and Erase Time	—	800	1300	7500	ms

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.
3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4. Actual hardware programming times. This does not include software overhead.
5. Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see Initial Max column).

**Table 35. Flash memory module life**

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Typ	
P/E	C	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T <sub>J</sub> )	—	100000	—	cycles
P/E	C	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T <sub>J</sub> )	—	10000	100000	cycles
P/E	C	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T <sub>J</sub> )	—	1000	100000	cycles
Retention	C	Minimum data retention at 85 °C average ambient temperature <sup>(1)</sup>	Blocks with 0–1000 P/E cycles	20	—	years
			Blocks with 10000 P/E cycles	10	—	years
			Blocks with 100000 P/E cycles	5	—	years

1. Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.




Figure 24. JTAG boundary scan timing

### 3.17.3 Nexus timing


Table 40. Nexus debug port timing<sup>(1)</sup>

No.	Symbol	C	Parameter	Value			Unit	
				Min	Typ	Max		
1	$t_{MCYC}$	CC	D	MCKO cycle time	32	—	—	ns
2	$t_{MDOV}$	CC	D	MCKO low to MDO data valid <sup>(2)</sup>	—	—	6	ns
3	$t_{MSEOV}$	CC	D	MCKO low to MSEO data valid <sup>(2)</sup>	—	—	6	ns
4	$t_{EVTOV}$	CC	D	MCKO low to EVTO data valid <sup>(2)</sup>	—	—	6	ns
5	$t_{TCYC}$	CC	D	TCK cycle time	64 <sup>(3)</sup>	—	—	ns

**Table 42. DSPI timing<sup>(1)</sup> (continued)**

No.	Symbol	C	Parameter	Conditions	Value		Unit	
					Min	Max		
11	t <sub>SUO</sub>	CC	D	Data valid (after SCK edge)	Master (MTFE = 0)	—	12	ns
					Slave	—	36	
					Master (MTFE = 1, CPHA = 0)	—	12	
					Master (MTFE = 1, CPHA = 1)	—	12	
12	t <sub>HO</sub>	CC	D	Data hold time for outputs	Master (MTFE = 0)	-2	—	ns
					Slave	6	—	
					Master (MTFE = 1, CPHA = 0)	6	—	
					Master (MTFE = 1, CPHA = 1)	-2	—	

1. All timing is provided with 50 pF capacitance on output, 1 ns transition time on input signal.

**Figure 29. DSPI classic SPI timing – Master, CPHA = 0**




Figure 30. DSPI classic SPI timing – Master, CPHA = 1




Figure 31. DSPI classic SPI timing – Slave, CPHA = 0

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)