

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

| Product Status | Active |
|----------------------------|--|
| Core Processor | e200z0h |
| Core Size | 32-Bit Single-Core |
| Speed | 64MHz |
| Connectivity | CANbus, LINbus, SPI, UART/USART |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 67 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 64K x 8 |
| RAM Size | 40K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 26x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p50l3cefar |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of figures

| Figure 1. | SPC560P44Lx, SPC560P50Lx block diagram | 10 |
|------------|---|----|
| Figure 2. | 144-pin LQFP pinout – Full featured configuration (top view) | 29 |
| Figure 3. | 100-pin LQFP pinout – Airbag configuration (top view) | 30 |
| Figure 4. | 100-pin LQFP pinout – Full featured configuration (top view) | 31 |
| Figure 5. | Power supplies constraints ($-0.3 \text{ V} \le \text{V}_{\text{DD} \text{ HV}}$ $_{\text{IOx}} \le 6.0 \text{ V}$) | 52 |
| Figure 6. | Independent ADC supply ($-0.3 \text{ V} \le \text{V}_{DD}$ HV REG $\le 6.0 \text{ V}$) | 52 |
| Figure 7. | Power supplies constraints $(3.0 \text{ V} \le \text{V}_{\text{DD} \text{ HV } 10x} \le 5.5 \text{ V})$. | 55 |
| Figure 8. | Independent ADC supply $(3.0 \text{ V} \le \text{V}_{DD \text{ HV BEG}} \le 5.5 \text{ V})$ | 56 |
| Figure 9. | Configuration with resistor on base | 60 |
| Figure 10. | Configuration without resistor on base | 62 |
| Figure 11. | Power-up typical sequence. | 64 |
| Figure 12. | Power-down typical sequence | 64 |
| Figure 13. | Brown-out typical sequence | 65 |
| Figure 14. | Input DC electrical characteristics definition | 70 |
| Figure 15. | ADC characteristics and error definitions | 79 |
| Figure 16. | Input equivalent circuit | 80 |
| Figure 17. | Transient behavior during sampling phase | 81 |
| Figure 18. | Spectral representation of input signal | 82 |
| Figure 19. | Pad output delay | 87 |
| Figure 20. | Start-up reset requirements | 87 |
| Figure 21. | Noise filtering on reset signal | 88 |
| Figure 22. | JTAG test clock input timing | 90 |
| Figure 23. | JTAG test access port timing | 91 |
| Figure 24. | JTAG boundary scan timing | 92 |
| Figure 25. | Nexus output timing | 93 |
| Figure 26. | Nexus event trigger and test clock timings | 93 |
| Figure 27. | Nexus TDI, TMS, TDO timing | 94 |
| Figure 28. | External interrupt timing | 95 |
| Figure 29. | DSPI classic SPI timing – Master, CPHA = 0 | 96 |
| Figure 30. | DSPI classic SPI timing – Master, CPHA = 1 | 97 |
| Figure 31. | DSPI classic SPI timing – Slave, CPHA = 0 | 97 |
| Figure 32. | DSPI classic SPI timing – Slave, CPHA = 1 | 98 |
| Figure 33. | DSPI modified transfer format timing – Master, CPHA = 0 | 98 |
| Figure 34. | DSPI modified transfer format timing – Master, CPHA = 1 | 99 |
| Figure 35. | DSPI modified transfer format timing – Slave, CPHA = 0 | 99 |
| Figure 36. | DSPI modified transfer format timing – Slave, CPHA = 1 | 00 |
| Figure 37. | DSPI PCS strobe (PCSS) timing | 00 |
| Figure 38. | LQFP144 package mechanical drawing 1 | 01 |
| Figure 39. | LQFP100 package mechanical drawing1 | 03 |
| Figure 40. | Commercial product code structure 1 | 05 |





Figure 1. SPC560P44Lx, SPC560P50Lx block diagram

10/112

Doc ID 14723 Rev 9



1.5.9 Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable.

The PLL has the following major features:

- Input clock frequency: 4–40 MHz
- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO)—frequency 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Frequency-modulated PLL
 - Modulation enabled/disabled through software
 - Triangle wave modulation
- Programmable modulation depth (±0.25% to ±4% deviation from center frequency): programmable modulation frequency dependent on reference frequency
- Self-clocked mode (SCM) operation

1.5.10 Main oscillator

The main oscillator provides these features:

- Input frequency range: 4–40 MHz
- Crystal input mode or oscillator input mode
- PLL reference

1.5.11 Internal RC oscillator

This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage.

The RC oscillator provides these features:

- Nominal frequency 16 MHz
- ±5% variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL
- RC oscillator is used as the default system clock during startup

1.5.12 Periodic interrupt timer (PIT)

The PIT module implements these features:

- 4 general purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- Each channel can be used as trigger for a DMA request



The sources of the ECC errors are:

- Flash memory
- SRAM

1.5.19 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:

- Duplicated periphery
- Master access privilege level per peripheral (per master: read access enable; write access enable)
- Write buffering for peripherals
- Checker applied on PBRIDGE output toward periphery
- Byte endianess swap capability

1.5.20 Controller area network (FlexCAN)

The SPC560P44Lx, SPC560P50Lx MCU contains one controller area network (FlexCAN) module. This module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FlexCAN module contains 32 message buffers.



The FlexPWM block implements the following features:

- 16-bit resolution for center, edge-aligned, and asymmetrical PWMs
- Maximum operating clock frequency of 120 MHz
- PWM outputs can operate as complementary pairs or independent channels
- Can accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
 - Integral reload rates from 1 to 16
 - Half cycle reload capability
- Multiple ADC trigger events can be generated per PWM cycle via hardware
- Write protection for critical registers
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software-control for each PWM output
- All outputs can be programmed to change simultaneously via a "Force Out" event
- PWMX pin can optionally output a third PWM signal from each submodule
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual-edge capture functionality
- eDMA support with automatic reload
- 2 fault inputs
- Capture capability for PWMA, PWMB, and PWMX channels not supported



The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC, ACCESS_AUX_TAP_ONCE
- 3 test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

1.5.32 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V /5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V



| Symbol | Description | Direction | Pad sp | beed ⁽¹⁾ | Pin | | | |
|----------|--|------------------|------------|---------------------|---------|---------|--|--|
| Symbol | Description | Direction | SRC = 0 | SRC = 1 | 100-pin | 144-pin | | |
| TMS | JTAG state machine control | Bidirectional | Slow | Fast | 59 | 87 | | |
| тск | JTAG clock | Input only | Slow | — | 60 | 88 | | |
| TDI | Test Data In | Input only | Slow | Medium | 58 | 86 | | |
| TDO | Test Data Out | Output only | Slow | Fast | 61 | 89 | | |
| | Reset pin, available on | 100-pin and 144- | pin packag | e. | | | | |
| RESET | Bidirectional reset with Schmitt trigger characteristics and noise filter | Bidirectional | Medium | _ | 20 | 31 | | |
| | Test pin, available on 100-pin and 144-pin package. | | | | | | | |
| VPP_TEST | Pin for testing purpose only. To be tied to ground in normal operating mode. | _ | _ | _ | 74 | 107 | | |

Table 6. System pins (continued)

1. SCR values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.

2.2.3 Pin muxing

Table 7 defines the pin list and muxing for the SPC560P44Lx, SPC560P50Lx devices.

Each row of *Table 7* shows all the possible ways of configuring each pin, via alternate functions. The default function assigned to each pin after reset is the ALTO function.

SPC560P44Lx, SPC560P50Lx devices provide four main I/O pad types, depending on the associated functions:

- *Slow pads* are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- *Fast pads* provide maximum speed. They are used for improved NEXUS debugging capability.
- Symmetric pads are designed to meet FlexRay requirements.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance. For more information, see the datasheet's "Pad AC Specifications" section.



| Dent | Pad | Alternate | - | | I/O | Pad speed ⁽⁵⁾ | | Pin No. | |
|-------|------------------------------|-----------------------------------|-----------------------------------|-----------------------------|-------------------------|--------------------------|---------|---------|---------|
| pin | configuration register (PCR) | function ^{(1),} (2) | Functions | Peripheral ⁽³⁾ | direction (4) | SRC = 0 | SRC = 1 | 100-pin | 144-pin |
| F[14] | PCR[94] | ALTO ALT1 ALT2 ALT3 | GPIO[94] TXD — — | SIUL LIN_1 — | I/O O — | Slow | Medium | _ | 115 |
| F[15] | PCR[95] | ALT0 ALT1 ALT2 ALT3 — | GPIO[95] — — — RXD | SIUL — — LIN_1 | I/O — — — I | Slow | Medium | _ | 113 |
| | | | | Port G (12-bit) | • | | | | |
| G[0] | PCR[96] | ALT0 ALT1 ALT2 ALT3 — | GPIO[96] F[0] — EIRQ[30] | SIUL FCU_0 — SIUL | I/O O — I | Slow | Medium | | 38 |
| G[1] | PCR[97] | ALTO ALT1 ALT2 ALT3 — | GPIO[97] F[1] — EIRQ[31] | SIUL FCU_0 — SIUL | I/O O — I | Slow | Medium | _ | 141 |
| G[2] | PCR[98] | ALTO ALT1 ALT2 ALT3 | GPIO[98] X[2] — | SIUL FlexPWM_0 — — | I/O I/O — | Slow | Medium | _ | 102 |
| G[3] | PCR[99] | ALTO ALT1 ALT2 ALT3 | GPIO[99] A[2] — | SIUL FlexPWM_0 — — | I/O O — | Slow | Medium | _ | 104 |
| G[4] | PCR[100] | ALTO ALT1 ALT2 ALT3 | GPIO[100] B[2] — | SIUL FlexPWM_0 — — | I/O O — | Slow | Medium | _ | 100 |
| G[5] | PCR[101] | ALTO ALT1 ALT2 ALT3 | GPIO[101] X[3] — | SIUL FlexPWM_0 — — | I/O I/O — | Slow | Medium | _ | 85 |
| G[6] | PCR[102] | ALTO ALT1 ALT2 ALT3 | GPIO[102] A[3] — | SIUL FlexPWM_0 — — | I/O O — | Slow | Medium | _ | 98 |

Table 7. Pin muxing (continued)



3.3 Absolute maximum ratings

| Symbol | | Devery star | Condition | Value | | | |
|---------------------------------------|--|--|---------------------------------------|-------|---------------------------------------|------|--|
| | | Parameter | Conditions | Min | Max ⁽²⁾ | Unit | |
| V _{SS} | SR | Device ground | _ | 0 | 0 | V | |
| V _{DD_HV_IOx} ⁽³⁾ | SR | 3.3 V / 5.0 V input/output supply voltage with respect to ground (V _{SS}) | _ | -0.3 | 6.0 | V | |
| V _{SS_HV_IOx} | SR | Input/output ground voltage with respect to ground (V _{SS}) | _ | -0.1 | 0.1 | V | |
| | | 3.3 V / 5.0 V code and data flash | _ | | 6.0 | | |
| V _{DD_HV_FL} | SR | supply voltage with respect to ground $(\ensuremath{V_{\text{SS}}})$ | Relative to V _{DD_HV_IOx} | -0.3 | V _{DD_HV_IOx} + 0.3 | V | |
| V _{SS_HV_FL} | SR | Code and data flash ground with respect to ground (V_{SS}) | _ | -0.1 | 0.1 | V | |
| | | 3.3 V / 5.0 V crystal oscillator | — | | 6.0 | | |
| V _{DD_HV_OSC} | SR | amplifier supply voltage with respect to ground (V_{SS}) | Relative to V _{DD_HV_IOx} | -0.3 | V _{DD_HV_IOx} + 0.3 | V | |
| V _{SS_HV_OSC} | SR | 3.3 V / 5.0 V crystal oscillator amplifier reference voltage with respect to ground (V _{SS}) | _ | -0.1 | 0.1 | V | |
| | | 22 / / 50 / voltage regulator supply | — | | 6.0 | V | |
| V _{DD_HV_REG} | SR | voltage with respect to ground (V _{SS}) | Relative to V _{DD_HV_IOx} | -0.3 | V _{DD_HV_IOx} + 0.3 | | |
| V _{DD_HV_ADC0} | QD | 3.3 V / 5.0 V ADC_0 supply and high | V _{DD_HV_REG} < 2.7 V | -0.3 | V _{DD_HV_REG} + 0.3 | V | |
| - (4)- | SN | ground (V _{SS}) | (S) V _{DD_HV_REG} > 2.7 V | | 6.0 | v | |
| V _{SS_HV_ADC0} | SR | ADC_0 ground and low reference voltage with respect to ground (V _{SS}) | — | -0.1 | 0.1 | V | |
| V _{DD HV ADC1} (| еD | 3.3 V / 5.0 V ADC_0 supply and high | V _{DD_HV_REG} < 2.7 V | 0.3 | V _{DD_HV_REG} + 0.3 | V | |
| - 4)- | Ъĸ | ground (V _{SS}) | V _{DD_HV_REG} > 2.7 V | -0.5 | 6.0 | v | |
| V _{SS_HV_ADC1} | SR | ADC_1 ground and low reference voltage with respect to ground (V _{SS}) | _ | -0.1 | 0.1 | V | |
| TV _{DD} | SR | Slope characteristics on all V_{DD} during power up ⁽⁵⁾ with respect to ground (V_{SS}) | _ | 3.0 | 500 x 10 ³ (0.5 [V/µs]) | V/s | |
| | | Voltage on any pin with respect to | — | | 6.0 | | |
| V _{IN} | SR ground (V _{SS}) with respect to ground (V _{SS}) | | Relative to V _{DD_HV_IOx} | -0.3 | V _{DD_HV_IOx} + 0.3 | 3 | |

Table 9. Absolute maximum ratings⁽¹⁾





Figure 5. Power supplies constraints (–0.3 V \leq V_{DD_HV_IOx} \leq 6.0 V)

The SPC560P44Lx, SPC560P50Lx supply architecture allows of having ADC supply managed independently from standard V_{DD_HV} supply. *Figure 6* shows the constraints of the ADC power supply.



Figure 6. Independent ADC supply (–0.3 V \leq V_{DD_HV_REG} \leq 6.0 V)

Doc ID 14723 Rev 9



| Part | Manufacturer | Approved derivatives ⁽¹⁾ | |
|--------|--------------|-------------------------------------|--|
| BC 917 | Infineon | BC817-16;BC817-25;BC817SU; | |
| BCOTT | NXP | BC817-16;BC817-25 | |
| | ST | BCP56-16 | |
| PCD56 | Infineon | BCP56-10;BCP56-16 | |
| DCF30 | ON Semi | BCP56-10 | |
| | NXP | BCP56-10;BCP56-16 | |

Table 16. Approved NPN ballast components (configuration with resistor on base)

1. For automotive applications please check with the appropriate transistor vendor for automotive grade certification

| Symbol | | ~ | Devementer | Conditions | Value | | | 11 |
|---------------------------|----|---|---|---|-------|------|------|------|
| Symbol | | C | Parameter | Conditions | | Тур | Мах | Unit |
| V _{DD_LV_REGCOR} | сс | Ρ | Output voltage under maximum load run supply current configuration | Post-trimming | 1.15 | _ | 1.32 | V |
| R _B | SR | | External resistance on bipolar junction transistor (BJT) base | _ | 18 | _ | 22 | kΩ |
| C _{DEC1} | SR | _ | External decoupling/stability ceramic capacitor | BJT from <i>Table 16</i> . 3 capacitances (i.e. X7R or X8R capacitors) with nominal value of 10 µF | 19.5 | 30 | _ | μF |
| | | | | BJT BC817, one capacitance of 22 μ F | 14.3 | 22 | | μF |
| R _{REG} SR | | | Resulting ESR of all three capacitors of C _{DEC1} | BJT from <i>Table 16</i> . 3x10 μF. Absolute maximum value between 100 kHz and 10 MHz | _ | _ | 50 | mΩ |
| | | _ | Resulting ESR of the unique capacitor C _{DEC1} | BJT BC817, 1x 22 μF. Absolute maximum value between 100 kHz and 10 MHz | 10 | _ | 40 | mΩ |
| C _{DEC2} | SR | _ | External decoupling/stability ceramic capacitor | 4 capacitances (i.e. X7R or X8R capacitors) with nominal value of 440 nF | 1200 | 1760 | _ | nF |
| C _{DEC3} | SR | _ | External decoupling/stability ceramic capacitor on V _{DD_HV_REG} | 3 capacitances (i.e. X7R or X8R capacitors) with nominal value of 10 μ F; C _{DEC3} has to be equal or greater than C _{DEC1} | 19.5 | 30 | _ | μF |
| L _{Reg} | SR | _ | Resulting ESL of V _{DD_HV_REG} BCTRL and V _{DD_LV_CORx} pins | _ | _ | _ | 15 | nH |

Table 17. Voltage regulator electrical characteristics (configuration with resistor on base)





Figure 13. Brown-out typical sequence

3.10 DC electrical characteristics

3.10.1 NVUSRO register

Portions of the device configuration, such as high voltage supply, and watchdog enable/disable after reset are controlled via bit values in the non-volatile user options (NVUSRO) register.

For a detailed description of the NVUSRO register, please refer to the device reference manual.

NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. *Table 20* shows how NVUSRO[PAD3V5V] controls the device configuration.

| Table 20. | PAD3V5V field description |
|-----------|---------------------------|
|-----------|---------------------------|

| Value ⁽¹⁾ | Description |
|----------------------|------------------------------|
| 0 | High voltage supply is 5.0 V |
| 1 | High voltage supply is 3.3 V |

1. Default manufacturing value before flash initialization is '1' (3.3 V).





Figure 14. Input DC electrical characteristics definition

3.10.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in *Table 25*.

| Table 25. | I/O supply segment |
|-----------|--------------------|
|-----------|--------------------|

| Package | Supply segment | | | | | | |
|---------|----------------|---------------|---------------|---------------|---------------|----------------|---------------|
| Гаскаде | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| LQFP144 | pin8 – pin20 | pin23 – pin38 | pin39 – pin55 | pin58 – pin68 | pin73 – pin89 | pin92 – pin125 | pin128 – pin5 |
| LQFP100 | pin15 – pin26 | pin27 – pin38 | pin41 – pin46 | pin51 – pin61 | pin64 – pin86 | pin89 – pin10 | — |

Table 26 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

Table 26. I/O weight

| Ded | LQ | FP144 | LQFP100 | | |
|---------|-----------|-------------|-----------|-------------|--|
| Fau | Weight 5V | Weight 3.3V | Weight 5V | Weight 3.3V | |
| NMI | 1% | 1% | 1% | 1% | |
| PAD[6] | 6% | 5% | 14% | 13% | |
| PAD[49] | 5% | 4% | 14% | 12% | |
| PAD[84] | 14% | 10% | — | — | |
| PAD[85] | 9% | 7% | — | — | |



| Table 26. I/O weight (continued |
|---------------------------------|
|---------------------------------|

| | LQ | FP144 | LQFP100 | | |
|----------|---------------------|-------------|-----------|-------------|--|
| Pad | Weight 5V | Weight 3.3V | Weight 5V | Weight 3.3V | |
| PAD[60] | 11% | 10% | 11% | 10% | |
| PAD[100] | 12% | 10% | | | |
| PAD[45] | 12% | 10% | 12% | 10% | |
| PAD[98] | 12% | 11% | — | _ | |
| PAD[46] | 12% | 11% | 12% | 11% | |
| PAD[99] | 13% | 11% | — | _ | |
| PAD[62] | 13% | 11% | 13% | 11% | |
| PAD[92] | 13% | 12% | _ | _ | |
| VPP_TEST | 1% | 1% | 1% | 1% | |
| PAD[4] | 14% | 12% | 14% | 12% | |
| PAD[16] | 13% | 12% | 13% | 12% | |
| PAD[17] | 13% | 11% | 13% | 11% | |
| PAD[42] | PAD[42] 13% 11% 13% | | 13% | 11% | |
| PAD[93] | 12% | 11% | — | — | |
| PAD[95] | 12% | 11% | _ | | |
| PAD[18] | 12% | 10% | 12% | 10% | |
| PAD[94] | 11% | 10% | | | |
| PAD[19] | 11% | 10% | 11% | 10% | |
| PAD[77] | 10% | 9% | | _ | |
| PAD[10] | 10% | 9% | 10% | 9% | |
| PAD[78] | 9% | 8% | — | — | |
| PAD[11] | 9% | 8% | 9% | 8% | |
| PAD[79] | 8% | 7% | — | — | |
| PAD[12] | 7% | 7% | 7% | 7% | |
| PAD[41] | 7% | 6% | 7% | 6% | |
| PAD[47] | 5% | 4% | 5% | 4% | |
| PAD[48] | 4% | 4% | 4% | 4% | |
| PAD[51] | 4% | 4% | 4% | 4% | |
| PAD[52] | 5% | 4% | 5% | 4% | |
| PAD[40] | 5% | 5% | 6% | 5% | |
| PAD[80] | 9% | 8% | — | — | |
| PAD[9] | 10% | 9% | 11% | 10% | |
| PAD[81] | 10% | 9% | — | — | |



The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: C_S and C_{P2} being substantially two switched capacitances, with a frequency equal to the ADC conversion rate, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{P2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (fc \times (C_S+C_{P2}))$), where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{P2}) and the sum of $R_S + R_F$, the external circuit must be designed to respect the *Equation 4*:

Equation 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on resistive path.



Figure 16. Input equivalent circuit



Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on C_S :

Equation 11

$$\frac{V_{A}}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_{F}}{C_{P1} + C_{P2} + C_{F} + C_{S}}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Equation 12

$$C_F > 2048 \bullet C_S$$

3.14.2 ADC conversion characteristics

| Table 33. ADC conversion characteristic |
|---|
|---|

| Symbol | | C | Parameter | Conditions ⁽¹⁾ | Value | | | |
|----------------------|----|---|--|--|----------------------------------|-----|----------------------------------|-----|
| Symbo | 51 | C | raiametei | Conditions | Min | Тур | Тур Мах | |
| V _{INAN0} | SR | | ADC0 and shared ADC0/1 analog input voltage ^{(2), (3)} | _ | V _{SS_HV_ADV0} - 0.3 | _ | V _{DD_HV_ADV0} + 0.3 | V |
| V _{INAN1} | SR | | ADC1 analog input voltage ^{(2),} ⁽⁴⁾ | _ | V _{SS_HV_ADV1} - 0.3 | _ | V _{DD_HV_ADV1} + 0.3 | V |
| f _{CK} | SR | | ADC clock frequency (depends on ADC configuration) (The duty cycle depends on AD_clk ⁽⁵⁾ frequency) | _ | 3(6) | _ | 60 | MHz |
| f _s | SR | _ | Sampling frequency | _ | _ | _ | 1.53 | MHz |
| t.= | | | Sample time ⁽⁷⁾ | f _{ADC} = 20 MHz, INPSAMP = 3 | 125 | | _ | ns |
| ^I ADC_S — | | U | | f _{ADC} = 9 MHz, INPSAMP = 255 | _ | | 28.2 | μs |
| t _{ADC_C} | | Ρ | Conversion time ⁽⁸⁾ | f _{ADC} = 20 MHz ⁽⁹⁾ , INPCMP = 1 | 0.650 | | _ | μs |







3.17 AC timing characteristics

3.17.1 RESET pin characteristics

The SPC560P44Lx, SPC560P50Lx implements a dedicated bidirectional RESET pin.



Figure 20. Start-up reset requirements

Doc ID 14723 Rev 9



| Symbol | | ~ | Deveneeter | Conditions(1) | | | Unit | | | | | | | | | |
|--------------------|----|----------------------|---|---|--|------|------|------|---|--|--|--|---|---|----|--|
| Symp | 01 | C | Parameter | Conditions | Min | Тур | Max | Unit | | | | | | | | |
| | | | | | | | | | | | | C _L = 25pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | _ | — | 10 | |
| | | | | _ | _ | 20 | | | | | | | | | | |
| + | | | Output transition time | C _L = 100pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | _ | _ | 40 | | | | | | | | | |
| ı _{tr} CC | | MEDIUM configuration | C _L = 25pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | _ | _ | 12 | ns | | | | | | | | | |
| | | | C _L = 50pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | _ | _ | 25 | | | | | | | | | | |
| | | | | C _L = 100pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | _ | — 40 | | | | | | | | | | |
| W _{FRST} | SR | Ρ | RESET input filtered pulse | _ | _ | _ | 40 | ns | | | | | | | | |
| W _{NFRST} | SR | Ρ | RESET input not filtered pulse | _ | 500 | _ | | ns | | | | | | | | |
| t _{POR} | сс | D | Maximum delay before internal reset is released after all V _{DD_HV} reach nominal supply | Monotonic V _{DD_HV} supply ramp | _ | _ | 1 | ms | | | | | | | | |
| | | | | V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 | 10 | — | 150 | | | | | | | | | |
| I _{WPU} | сс | Ρ | Weak pull-up current absolute value | V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 | 10 | — | 150 | μA | | | | | | | | |
| | | | | | $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(4)}$ | 10 | — | 250 |] | | | | | | | |

| Table 38. | RESET electrical | characteristics (| (continued) |
|-----------|-------------------------|-------------------|-------------|
| | | | |

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 °C to T_A $_{MAX}$, unless otherwise specified

2. This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device reference manual).

3. C_L includes device and package capacitance (C_{PKG} < 5 pF).

4. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.17.2 IEEE 1149.1 interface timing

| Table 39. | JTAG pin A | C electrical | characteristics |
|-----------|------------|--------------|-----------------|
|-----------|------------|--------------|-----------------|

| No | Symbo | | | | | Parameter | Conditions | Value | | Unit |
|-----|---------------------------------------|----|---|--|------------|-----------|------------|-------|--|------|
| NO. | Symbo | 1 | C | | Conditions | Min | Max | Unit | | |
| 1 | t _{JCYC} | CC | D | TCK cycle time | — | 100 | _ | ns | | |
| 2 | t _{JDC} | CC | D | TCK clock pulse width (measured at $V_{DD_HV_IOx}/2$) | — | 40 | 60 | ns | | |
| 3 | t _{TCKRISE} | СС | D | TCK rise and fall times (40% – 70%) | — | | 3 | ns | | |
| 4 | t _{TMSS} , t _{TDIS} | СС | D | TMS, TDI data setup time | — | 5 | — | ns | | |



| | Dimensions | | | | | | | | |
|--------------------|------------|--------|--------|-----------------------|--------|--------|--|--|--|
| Symbol | | mm | | inches ⁽¹⁾ | | | | | |
| | Min | Тур | Мах | Min | Тур | Мах | | | |
| А | — | — | 1.600 | — | — | 0.0630 | | | |
| A1 | 0.050 | — | 0.150 | 0.0020 | — | 0.0059 | | | |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 | | | |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 | | | |
| С | 0.090 | — | 0.200 | 0.0035 | — | 0.0079 | | | |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 | | | |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 | | | |
| D3 | — | 12.000 | — | — | 0.4724 | _ | | | |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 | | | |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 | | | |
| E3 | — | 12.000 | — | — | 0.4724 | _ | | | |
| е | — | 0.500 | — | — | 0.0197 | — | | | |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 | | | |
| L1 | _ | 1.000 | — | — | 0.0394 | — | | | |
| k | 0.0° | 3.5° | 7.0° | 0.0° | 3.5° | 7.0° | | | |
| ccc ⁽²⁾ | | 0.08 | | | 0.0031 | | | | |

Table 44. LQFP100 package mechanical data

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. Tolerance



Table 46. Revision history (continued)

| Date | Revision | Changes |
|-------------|---------------|--|
| 07-Apr-2011 | 7 (cont'd) | SPC500P44LX, SPC500P50LX device continguration ameriances: Removed temperature forw (temperature information is provided in Order codes) Updated SPC560P44LX, SPC560P50LX block diagram Added SPC560P44LX, SPC560P50LX block diagram Added SPC560P44LX, SPC560P50LX block diagram Added SPC560P44LX, SPC560P50LX block diagram Supply pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions added voltage specifications to titles of <i>Figure 5</i> and <i>Figure 6</i> (in Table 9, changed row "V _{SS_HV} / Digital Ground" to "V _{SS} / Device Ground": updated symbols Section 3.4, Recommended operating conditions: added voltage specifications to titles of <i>Figure 7</i> and <i>Figure 8</i> Recommended operating conditions (5.0 V), and Recommended operating conditions (3.3 V): changed row "V _{SS_HV} / Digital Ground" to "V _{SS} / Device Ground": updated symbols Updated Section 3.5.1, <i>Package thermal characteristics</i> Updated Section 3.5.1, <i>Package thermal characteristics</i> Updated Section 3.6.1, <i>Electromagnetic interference (EMI) characteristics</i> Section 3.8.1, Voltage regulator electrical characteristics (configuration without resistor on base) and Voltage regulator electrical characteristics: tografized otherts Updated Section 3.1.0, <i>DC electrical characteristics</i> : Updated V _{MLVDDOK,H} max value—was 1.15 V; is 1.145 V Section 3.10, <i>DC electrical characteristics</i> : reorganized contents Updated Section 3.10, <i>1</i> , <i>NVUSRO</i> [PAD3V5V] = 0): updated symbols Corrected parameter descriptions in DC electrical characteristics (3.3 V, <i>NVUSRO</i> [PAD3V5V] = 1): - V _{QL,C} —was "Fast, high level output voltage"; is "Fast, low level output voltage" - V _{QL,SYM} — |

