

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	67
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p50l3cefbr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

Block	Function
Pulse width modulator (FlexPWM)	Contains four PWM submodules, each of which is capable of controlling a single half-bridge power stage and two fault input channels
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System integration unit lite (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
System status and configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR ⁽¹⁾ and operating system tasks
System watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	Supports up to 18 external sources that can generate interrupts or wakeup events, 1 of which can cause non-maskable interrupt requests or wakeup events

Table 4. SPC560P44Lx, SPC560P50Lx series block summary (continued)

1. AUTOSAR: AUTomotive Open System ARchitecture (see www.autosar.org)



For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority: modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources.
- 2 external high priority interrupts directly accessing the main core and I/O processor (IOP) critical interrupt mechanism

1.5.7 System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

- System configuration and status
 - Memory sizes/status
 - Device mode and security status
 - Determine boot vector
 - Search code flash for bootable sector
 - DMA status
- Debug status port enable and selection
- Bus and peripheral abort enable/disable

1.5.8 System clocks and clock generation

The following list summarizes the system clock and clock generation on the SPC560P44Lx, SPC560P50Lx:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider (÷1, ÷2, ÷4, ÷8)
- FlexPWM module and eTimer module can run on an independent clock source
- On-chip oscillator with automatic level control
- Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application



The FlexPWM block implements the following features:

- 16-bit resolution for center, edge-aligned, and asymmetrical PWMs
- Maximum operating clock frequency of 120 MHz
- PWM outputs can operate as complementary pairs or independent channels
- Can accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
 - Integral reload rates from 1 to 16
 - Half cycle reload capability
- Multiple ADC trigger events can be generated per PWM cycle via hardware
- Write protection for critical registers
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software-control for each PWM output
- All outputs can be programmed to change simultaneously via a "Force Out" event
- PWMX pin can optionally output a third PWM signal from each submodule
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual-edge capture functionality
- eDMA support with automatic reload
- 2 fault inputs
- Capture capability for PWMA, PWMB, and PWMX channels not supported



Digital part:

- 2 × 13 input channels including 4 channels shared between the 2 converters
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location,
- 2 modes of operation: Normal mode or CTU control mode
- Normal mode features
 - Register-based interface with the CPU: control register, status register, 1 result register per channel
 - ADC state machine managing 3 request flows: regular command, hardware injected command, software injected command
 - Selectable priority between software and hardware injected commands
 - 4 analog watchdogs comparing ADC results against predefined levels (low, high, range)
 - DMA compatible interface
- CTU control mode features
 - Triggered mode only
 - 4 independent result queues (2 × 16 entries, 2 × 4 entries)
 - Result alignment circuitry (left justified; right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit part
 - DMA compatible interfaces

1.5.28 Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.

It implements the following features:

- Double buffered trigger generation unit with as many as eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with as many as 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

1.5.29 Nexus development interface (NDI)

The NDI (Nexus Development Interface) block provides real-time development support capabilities for the SPC560P44Lx, SPC560P50Lx Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI



Table 5.Supply pins

		Pin	
Symbol	Description	100-pin	144-pin
VREG	control and power supply pins. Pins available on 100-pin and	144-pin packa	ge.
BCTRL	Voltage regulator external NPN ballast base control pin	47	69
V _{DD_HV_REG} (3.3 V or 5.0 V)	Voltage regulator supply voltage	50	72
V _{DD_LV_REGCOR}	1.2 V decoupling pins for core logic and regulator feedback. Decoupling capacitor must be connected between this pins and $V_{SS_LV_REGCOR}$.	48	70
V _{SS_LV_REGCOR}	1.2 V decoupling pins for core logic and regulator feedback. Decoupling capacitor must be connected between this pins and $V_{DD_LV_REGCOR}$.	49	71
ADC_0/AD	$^{\rm DC}$ 1 reference and supply voltage. Pins available on 100-pin a	and 144-pin pa	ackage.
V _{DD_HV_ADC0} ⁽¹⁾	ADC_0 supply and high reference voltage	33	50
V _{SS_HV_ADC0}	ADC_0 ground and low reference voltage	34	51
V _{DD_HV_ADC1}	ADC_1 supply and high reference voltage	39	56
V _{SS_HV_ADC1}	ADC_1 ground and low reference voltage	40	57
F	Power supply pins (3.3 V or 5.0 V). All pins available on 144-p Five pairs (V _{DD} ; V _{SS}) available on 100-pin package	in package.	
V _{DD_HV_IO0} ⁽²⁾	Input/Output supply voltage		6
V _{SS_HV_IO0} ⁽²⁾	Input/Output ground	_	7
V _{DD_HV_IO1}	Input/Output supply voltage	13	21
V _{SS_HV_IO1}	Input/Output ground	14	22
V _{DD_HV_IO2}	Input/Output supply voltage	63	91
V _{SS_HV_IO2}	Input/Output ground	62	90
V _{DD_HV_IO3}	Input/Output supply voltage	87	126
V _{SS_HV_IO3}	Input/Output ground	88	127
V _{DD_HV_FL}	Code and data flash supply voltage	69	97
V _{SS_HV_FL}	Code and data flash supply ground	68	96
V _{DD_HV_OSC}	Crystal oscillator amplifier supply voltage	16	27
V _{SS_HV_OSC}	Crystal oscillator amplifier ground	17	28
Po	wer supply pins (1.2 V). All pins available on 100-pin and 144	-pin package.	
V _{DD_LV_COR0}	1.2 V Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{SS_LV_COR}$ pin.	12	18
V _{SS_LV_COR0}	1.2 V Decoupling pins for core logic. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR}$ pin.	11	17



Symbol	Description	Direction	Pad sp	beed ⁽¹⁾	Pin		
Symbol	Description	Direction	SRC = 0	SRC = 1	100-pin	144-pin	
TMS	JTAG state machine control	Bidirectional	Slow	Fast	59	87	
тск	JTAG clock	Input only	Slow	—	60	88	
TDI	Test Data In	Input only	Slow	Medium	58	86	
TDO	Test Data Out	Output only	Slow	Fast	61	89	
	Reset pin, available on	100-pin and 144-	pin packag	e.			
RESET	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirectional	Medium	_	20	31	
	Test pin, available on 100-pin and 144-pin package.						
VPP_TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_	_	74	107	

Table 6. System pins (continued)

1. SCR values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.

2.2.3 Pin muxing

Table 7 defines the pin list and muxing for the SPC560P44Lx, SPC560P50Lx devices.

Each row of *Table 7* shows all the possible ways of configuring each pin, via alternate functions. The default function assigned to each pin after reset is the ALTO function.

SPC560P44Lx, SPC560P50Lx devices provide four main I/O pad types, depending on the associated functions:

- *Slow pads* are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- *Fast pads* provide maximum speed. They are used for improved NEXUS debugging capability.
- Symmetric pads are designed to meet FlexRay requirements.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance. For more information, see the datasheet's "Pad AC Specifications" section.



Port	Pad	Pad Alternate I/O		I/O Pad spe		beed ⁽⁵⁾	Pin No.		
pin	configuration register (PCR)	function ^{(1),} (2)	Functions	Peripheral ⁽³⁾	direction (4)	SRC = 0	SRC = 1	100-pin	144-pin
B[7]	PCR[23]	ALT0 ALT1 ALT2 ALT3 —	GPIO[23] — — AN[0] RXD	SIUL — — ADC_0 LIN_0	Input only	Ι	_	29	43
B[8]	PCR[24]	ALT0 ALT1 ALT2 ALT3 —	GPIO[24] — — — AN[1] ETC[5]	SIUL — — ADC_0 eTimer_0	Input only	_	_	31	47
B[9]	PCR[25]	ALTO ALT1 ALT2 ALT3 —	GPIO[25] — — — AN[11]	SIUL — — — ADC_0 / ADC_1	Input only	_	_	35	52
B[10]	PCR[26]	ALTO ALT1 ALT2 ALT3 —	GPIO[26] — — — AN[12]	SIUL — — — ADC_0 / ADC_1	Input only	_	_	36	53
B[11]	PCR[27]	ALTO ALT1 ALT2 ALT3 —	GPIO[27] — — — AN[13]	SIUL — — — ADC_0 / ADC_1	Input only	_	_	37	54
B[12]	PCR[28]	ALT0 ALT1 ALT2 ALT3 —	GPIO[28] — — — AN[14]	SIUL — — ADC_0 / ADC_1	Input only	-	_	38	55
B[13]	PCR[29]	ALTO ALT1 ALT2 ALT3 —	GPIO[29] — — — AN[0] RXD	SIUL — — ADC_1 LIN_1	Input only	_	_	42	60



Bort	Pad	Pad Alternate I/O		I/O Pad speed ⁽⁵⁾		peed ⁽⁵⁾	Pin N		
pin	configuration register (PCR)	function ^{(1),} (2)	Functions	Peripheral ⁽³⁾	direction (4)	SRC = 0	SRC = 1	100-pin	144-pin
E[5]	PCR[69]	ALT0 ALT1 ALT2 ALT3 —	GPIO[69] — — — AN[8]	SIUL — — — ADC_0	Input only	_	_	_	44
E[6]	PCR[70]	ALTO ALT1 ALT2 ALT3 —	GPIO[70] — — — AN[9]	SIUL — — — ADC_0	Input only	_	_	_	46
E[7]	PCR[71]	ALTO ALT1 ALT2 ALT3 —	GPIO[71] — — — AN[10]	SIUL — — — ADC_0	Input only	_	_	_	48
E[8]	PCR[72]	ALTO ALT1 ALT2 ALT3 —	GPIO[72] — — — AN[6]	SIUL — — — ADC_1	Input only	_	_	_	59
E[9]	PCR[73]	ALTO ALT1 ALT2 ALT3 —	GPIO[73] — — — AN[7]	SIUL — — — ADC_1	Input only	_	_	_	61
E[10]	PCR[74]	ALT0 ALT1 ALT2 ALT3 —	GPIO[74] — — AN[8]	SIUL — — ADC_1	Input only	_	_	_	63
E[11]	PCR[75]	ALT0 ALT1 ALT2 ALT3 —	GPIO[75] — — AN[9]	SIUL — — ADC_1	Input only	_	_		65
E[12]	PCR[76]	ALT0 ALT1 ALT2 ALT3 —	GPIO[76] — — — AN[10]	SIUL — — — ADC_1	Input only	_	_	_	67



Port	Pad	Pad Alternate I/O		te I/O		I/O Pad speed ⁽⁵⁾		I/O Pad speed		peed ⁽⁵⁾	Pin	No.
pin	configuration register (PCR)	function ^{(1),} (2)	Functions	Peripheral ⁽³⁾	direction (4)	SRC = 0	SRC = 1	100-pin	144-pin			
		ALT0	GPIO[77]	SIUL	I/O							
		ALT1	SCK	DSPI_3	I/O							
E[13]	PCR[77]	ALT2	—	—	—	Slow	Medium		117			
		ALT3	—	—	_							
		—	EIRQ[25]	SIUL	I							
		ALT0	GPIO[78]	SIUL	I/O							
		ALT1	SOUT	DSPI_3	0							
E[14]	PCR[78]	ALT2	—	—	—	Slow	Medium	-	119			
		ALT3	—	—	—							
		—	EIRQ[26]	SIUL	I							
		ALT0	GPIO[79]	SIUL	I/O							
		ALT1	—	—	—							
E[15]	PCR[70]	ALT2	—	—	—	Slow	Medium		121			
		ALT3	—	—	—	3107	Medium		121			
		—	SIN	DSPI_3	I							
		—	EIRQ[27]	SIUL	I							
				Port F (16-bit)								
		ALT0	GPIO[80]	SIUL	I/O							
		ALT1	DBG0	FlexRay_0	0							
F[0]	PCR[80]	ALT2	CS3	DSPI_3	0	Slow	Medium	—	133			
		ALT3	—	—	—							
		—	EIRQ[28]	SIUL	I							
		ALT0	GPIO[81]	SIUL	I/O							
		ALT1	DBG1	FlexRay_0	0							
F[1]	PCR[81]	ALT2	CS2	DSPI_3	0	Slow	Medium	—	135			
		ALT3	—	—	—							
		—	EIRQ[29]	SIUL	I							
		ALT0	GPIO[82]	SIUL	I/O							
E[2]	DCD[82]	ALT1	DBG2	FlexRay_0	0	Slow	Medium		137			
1 [2]	T CIT[02]	ALT2	CS1	DSPI_3	0	3107	Medium		157			
		ALT3	—	—	—							
		ALT0	GPIO[83]	SIUL	I/O							
E[3]	DCD[02]	ALT1	DBG3	FlexRay_0	0	Clow	Madium		120			
F[3]	PCR[83]	ALT2	CS0	DSPI_3	I/O	Slow	weatum	_	139			
		ALT3	—	—	—							
		ALT0	GPIO[84]	SIUL	I/O							
F [4]	DODIO 41	ALT1	MDO[3]	NEXUS_0	0	Class	Feet					
r[4]	PUK[84]	ALT2	—	—	—	SIOW	Fast	-	4			
		ALT3	—	—	—							



Port	Pad	Pad Alternate I/O		I/O	Pad s	beed ⁽⁵⁾	Pin	No.	
pin	configuration register (PCR)	function ^{(1),} (2)	Functions	Peripheral ⁽³⁾	direction (4)	SRC = 0	SRC = 1	100-pin	144-pin
		ALT0	GPIO[103]	SIUL	I/O				
G[7]	PCR[103]	ALI1	B[3]	FIEXPWIM_0	0	Slow	Medium		83
		ALT2 ALT3	_	_	_				
		ALT0	GPIO[104]	SIUL	I/O				
		ALT1	—	—	_				
G[8]	PCR[104]	ALT2	—	—	_	Slow	Medium	_	81
		ALT3	—	—	—				
		—	FAULT[0]	FlexPWM_0	I				
		ALT0	GPIO[105]	SIUL	I/O				
		ALT1	—	—	—				
G[9]	PCR[105]	ALT2	—	—	—	Slow	Medium	—	79
		ALT3	—	—	—				
		—	FAULT[1]	FlexPWM_0	I				
		ALT0	GPIO[106]	SIUL	I/O				
		ALT1	—	—	—				
G[10]	PCR[106]	ALT2	—	—	—	Slow	Medium	—	77
		ALT3	—	—	—				
		—	FAULT[2]	FlexPWM_0	I				
		ALT0	GPIO[107]	SIUL	I/O				
		ALT1	—	—	—				
G[11]	PCR[107]	ALT2	—	—	—	Slow	Medium	—	75
		ALT3	—	—	—				
		—	FAULT[3]	FlexPWM_0	I				

1. ALT0 is the primary (default) function for each port after reset.

 Alternate functions are chosen by setting the values of the PCR[PA] bitfields inside the SIU module. PCR[PA] = 00 → ALT0; PCR[PA] = 01 → ALT1; PCR[PA] = 10 → ALT2; PCR[PA] = 11 → ALT3. This is intended to select the output functions; to use one of the input-only functions, the PCR[IBE] bit must be written to '1', regardless of the values selected in the PCR[PA] bitfields. For this reason, the value corresponding to an input only function is reported as "—".

3. Module included on the MCU.

4. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMI[PADSELx] bitfields inside the SIUL module.

5. Programmable via the SRC (Slew Rate Control) bits in the respective Pad Configuration Register.

6. Weak pull down during reset.





3.4 Recommended operating conditions

Quarter at		D		Va	lue	
Symbol		Parameter	Conditions	Min	Max ⁽¹⁾	Unit
V _{SS}	SR	Device ground	—	0	0	V
V _{DD_HV_IOx} ⁽²⁾	SR	5.0 V input/output supply voltage	—	4.5	5.5	V
V _{SS_HV_IOx}	SR	Input/output ground voltage	—	0	0	V
		COV and and data flack	—	4.5	5.5	
V _{DD_HV_FL}	SR	supply voltage	Relative to V _{DD_HV_IOx}	V _{DD_HV_IOx} -0.1	V _{DD_HV_IOx} + 0.1	V
V _{SS_HV_FL}	SR	Code and data flash ground	—	0	0	V
		E.O.V. anyotal appaillator amplifiar	—	4.5	5.5	
V _{DD_HV_OSC}	SR	supply voltage	Relative to V _{DD_HV_IOx}	V _{DD_HV_IOx} -0.1	V _{DD_HV_IOx} + 0.1	V
V _{SS_HV_OSC}	SR	5.0 V crystal oscillator amplifier reference voltage	—	0	0	V
		5.0.V/voltago regulator supply	—	4.5	5.5	
V _{DD_HV_REG}	SR	oltage	Relative to V _{DD_HV_IOx}	V _{DD_HV_IOx} -0.1	$V_{DD_{HV_{IOx}}} + 0.1$	V
		5.0. V/ADC 0 supply and high	—	4.5	5.5	
V _{DD_HV_ADC0} ⁽³⁾	SR	reference voltage	Relative to V _{DD_HV_REG}	$V_{DD_HV_REG} - 0.1$	—	V
V _{SS_HV_ADC0}	SR	ADC_0 ground and low reference voltage	—	0	0	V
		$5.0 \vee ADC$ 1 supply and high	—	4.5	5.5	
V _{DD_HV_ADC1} ⁽³⁾	SR	reference voltage	Relative to V _{DD_HV_REG}	$V_{DD_HV_REG} - 0.1$	—	V
V _{SS_HV_ADC1}	SR	ADC_1 ground and low reference voltage	_	0	0	V
V _{DD_LV_REGCOR} ^{(4),} (5)	сс	Internal supply voltage	_	_	_	V
V _{SS_LV_REGCOR} ⁽⁴⁾	SR	Internal reference voltage	—	0	0	V
V _{DD_LV_CORx} ^{(4),(5)}	СС	Internal supply voltage	—	_	_	V
V _{SS_LV_CORx} ⁽⁴⁾	SR	Internal reference voltage	—	0	0	V
- -	00	Ambient temperature under	f _{CPU} = 64 MHz	-40	105	•••
I A	SK	bias	f _{CPU} = 60 MHz	-40	125	Ĵ

Table 10. Recommended operating conditions (5.0 V)

1. Parametric figures can be out of specification when voltage drops below 4.5 V, however, guaranteeing the full functionality. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

2. The difference between each couple of voltage supplies must be less than 100 mV, $|V_{DD_{-}HV_{-}IOy} - V_{DD_{-}HV_{-}IOx}| < 100 mV$.



The SPC560P44Lx, SPC560P50Lx supply architecture allows the ADC supply to be managed independently from the standard V_{DD_HV} supply. *Figure 8* shows the constraints of the ADC power supply.





3.5 Thermal characteristics

3.5.1 Package thermal characteristics

Symbol	Parameter	Conditions	Typical value	Unit
R _{θJA}	Thermal resistance junction-to-ambient,	Single layer board—1s	54.2	°C/ W
	natural convection ⁽¹⁾	Four layer board— 2s2p	44.4	°C/ W
$R_{\theta J B}$	Thermal resistance junction-to-board ⁽²⁾	Four layer board— 2s2p	29.9	°C/ W
$R_{ extsf{ heta}JCtop}$	Thermal resistance junction-to-case (top) ⁽³⁾	Single layer board—1s	9.3	°C/ W
Ψ_{JB}	Junction-to-board, natural convection ⁽⁴⁾	Operating conditions	30.2	°C/ W
Ψ_{JC}	Junction-to-case, natural convection ⁽⁵⁾	Operating conditions	0.8	°C/ W

Table 12. Thermal characteristics for 144-pin LQFP

1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-7. Thermal test board meets JEDEC specification for this package.

common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in *Equation 2* as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

Equation 2 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

$R_{ extsf{ heta}JA}$	= junction to ambient thermal resistance (°C/W)
$R_{ extsf{ heta}JC}$	= junction to case thermal resistance (°C/W)
$R_{\theta CA}$	= case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

Equation 3 $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

Τ _Τ	= thermocouple temperature on top of the package (°C)
Ψ_{JT}	= thermal characterization parameter (°C/W)
P _D	= power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 U.S.A. (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at http://www.jedec.org.



3.8.2 Voltage monitor electrical characteristics

The device implements a Power-on Reset module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the V_{DD} and the $V_{DD_{LV}}$ voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply
- LVDHV5 monitors V_{DD} when application uses device in the 5.0 V ± 10 % range
- LVDLVCOR monitors low voltage digital power domain

Symbol	6	Berometer	Conditions	Value		Unit	
Symbol	ر	Parameter	(1)	Min	Max	onit	
V _{PORH}	Т	Power-on reset threshold	—	1.5	2.7	V	
V _{PORUP}	Р	Supply for functional POR module	T _A = 25 °C	1.0	_	V	
V _{REGLVDMOK_H}	Р	Regulator low voltage detector high threshold	_	_	2.95	V	
V _{REGLVDMOK_L}	Р	Regulator low voltage detector low threshold —		2.6	—	V	
V _{FLLVDMOK_H}	Р	lash low voltage detector high threshold — —		_	2.95	V	
V _{FLLVDMOK_L}	Р	Flash low voltage detector low threshold	_	2.6	_	V	
V _{IOLVDMOK_H}	Р	I/O low voltage detector high threshold — — —		2.95	V		
V _{IOLVDMOK_L}	Р	I/O low voltage detector low threshold	—	2.6	—	V	
V _{IOLVDM5OK_H}	Р	I/O 5V low voltage detector high threshold	—	_	4.4	V	
V _{IOLVDM5OK_L}	Р	I/O 5V low voltage detector low threshold	—	3.8	—	V	
V _{MLVDDOK_H}	Р	Digital supply low voltage detector high	—	_	1.145	V	
V _{MLVDDOK_L}	Р	Digital supply low voltage detector low - 1.08 -		_	V		

 Table 19.
 Low voltage monitor electrical characteristics

1. V_{DD} = 3.3V \pm 10% / 5.0V \pm 10%, T_A = -40 °C to T_A $_{MAX}$, unless otherwise specified

3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC560P44Lx, SPC560P50Lx implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5V. Associated POWER_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER_ON is active.
- A POWER_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash



57

3.10.2 DC electrical characteristics (5 V)

Table 21 gives the DC electrical characteristics at 5 V ($4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IOX}}}} < 5.5 \text{ V}$, NVUSRO[PAD3V5V] = 0); see *Figure 14*.

0 mb al		Devenueter	O an diffiance	Value			
Symbol	C	Parameter	Conditions	Min	Max	Unit	
N	D			-0.1 ⁽¹⁾	—	V	
VIL	Ρ	Low level input voltage	_		0.35 V _{DD_HV_IOx}	V	
	Ρ		_	$0.65 V_{\text{DD}_{\text{HV}_{\text{IOx}}}}$		V	
VIH	D	nign level input voltage	—	—	$V_{\text{DD}_{\text{HV}_{\text{IOx}}} + 0.1^{(1)}}$	V	
V _{HYS}	Т	Schmitt trigger hysteresis	—	0.1 V _{DD_HV_IOx}	—	V	
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V	
V _{OH_S}	Ρ	Slow, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V	
V _{OL_M}	Ρ	Medium, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V	
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V	
V _{OL_F}	Ρ	Fast, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V	
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V	
V _{OL_SYM}	Ρ	Symmetric, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V	
V _{OH_SYM}	Ρ	Symmetric, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	_	V	
	П	Equivalant null un aurrant	$V_{IN} = V_{IL}$	-130	—	ΠA	
PU	Р	Equivalent pull-up current	$V_{IN} = V_{IH}$	—	-10	μΑ	
	П	Equivalant null down ourrant	$V_{IN} = V_{IL}$	10	—		
PD			$V_{IN} = V_{IH}$	—	130	μΑ	
IIL	Ρ	Input leakage current (all bidirectional ports)	$T_{A} = -40$ to 125 °C	-1	1	μA	
IIL	Ρ	Input leakage current (all ADC input- only ports)	$T_{A} = -40$ to 125 °C	-0.5	0.5	μA	
C _{IN}	D	Input capacitance	—	—	10	pF	
			$V_{IN} = V_{IL}$ -130		—		
I _{PU} D		RESET, equivalent pull-up current	V _{IN} = V _{IH}	— — — — — — — — — — — — — — — — — — — —		- μA	

Table 21. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)

1. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



Symbol C		Beromotor		Conditions	Value		Unit							
			Parameter	Conditions	Тур	Max	Unit							
				BUN Maximum made ⁽¹⁾		40 MHz	62	77						
	-			V _{DD LV CORx}	64 MHz	71	89							
			DUN. Terrisolatorada (2)	externally forced at 1.3 V	40 MHz	45	56	-						
			RUN—Typical mode ^{ve}		64 MHz	53	66							
I _{DD_LV_CORx}	Р	P	P	<		RUN—Maximum mode ⁽³⁾	V _{DD_LV_CORx} externally forced at 1.3 V	64 MHz	60	75				
				ent	HALT mode ⁽⁴⁾	V _{DD_LV_CORx} externally forced at 1.3 V	_	1.5	10					
					oply cur	STOP mode ⁽⁵⁾	V _{DD_LV_CORx} externally forced at 1.3 V	_	1	10	mA			
I _{DD_FLASH} T	т	Sup	Flash during read on single mode	V _{DD_HV_FL} at 3.3 V	—	8	10							
		Т	Т	Т	Т		Flash during erase operation on single mode	V _{DD_HV_FL} at 3.3 V	_	10	12			
									ADC Maximum mada ⁽¹⁾		ADC_1	2.5	4	
I _{DD_ADC}	–			V _{DD_HV_ADC0} at 3.3 V	ADC_0	2	4							
				$f_{ADC} = 16 \text{ MHz}$	ADC_1	0.8	1							
					ADC_0	0.005	0.006	1						
I _{DD_OSC}	Т		Oscillator	V _{DD_OSC} at 3.3 V	8 MHz	2.4	3	1						

Table 24.	Supply current	(3.3 V, NVUSRO	[PAD3V5V] = 1)
-----------	----------------	----------------	----------------

1. Maximum mode: FlexPWM, ADCs, CTU, DSPI, LINFlex, FlexCAN, 15 output pins, 1st and 2nd PLL enabled. I/O supply current excluded.

2. Typical mode: DSPI, LINFlex, FlexCAN, 15 output pins, 1st PLL only. I/O supply current excluded.

 Code fetched from RAM, PLL_0: 64 MHz system clock (x4 multiplier with 16 MHz XTAL), PLL_1 is ON at PHI_div2 = 120 MHz and PHI_div3 = 80 MHz, auxiliary clock sources set that all peripherals receive maximum frequency, all peripherals enabled.

4. Halt mode configurations: code fetched from RAM, code and data flash memories in low power mode, OSC/PLL_0/PLL_1 are OFF, core clock frozen, all peripherals are disabled.

5. STOP "P" mode Device Under Test (DUT) configuration: code fetched from RAM, code and data flash memories OFF, OSC/PLL_0/PLL_1 are OFF, core clock frozen, all peripherals are disabled.

3.10.4 Input DC electrical characteristics definition

Figure 14 shows the DC electrical characteristics behavior as function of time.





Figure 14. Input DC electrical characteristics definition

3.10.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in *Table 25*.

Table 25.	I/O supply segment
-----------	--------------------

Package	Supply segment						
Раскаде	1	2	3	4	5	6	7
LQFP144	pin8 – pin20	pin23 – pin38	pin39 – pin55	pin58 – pin68	pin73 – pin89	pin92 – pin125	pin128 – pin5
LQFP100	pin15 – pin26	pin27 – pin38	pin41 – pin46	pin51 – pin61	pin64 – pin86	pin89 – pin10	—

Table 26 provides the weight of concurrent switching I/Os.

In order to ensure device functionality, the sum of the weight of concurrent switching I/Os on a single segment should remain below 100%.

Table 26. I/O weight

Pad	LQ	FP144	LQFP100		
Fau	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V	
NMI	1%	1%	1%	1%	
PAD[6]	6%	5%	14%	13%	
PAD[49]	5%	4%	14%	12%	
PAD[84]	14%	10%	—	—	
PAD[85]	9%	7%	—	—	



A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit reported in *Figure 16*): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch closed).



Figure 17. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

• A first and quick charge transfer from the internal capacitance C_{P1} and C_{P2} to the sampling capacitance C_S occurs (C_S is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which C_{P2} is reported in parallel to C_{P1} (call $C_P = C_{P1} + C_{P2}$), the two capacitances C_P and C_S are in series, and the time constant is

Equation 5

$$\tau_1 = (R_{SW} + R_{AD}) \bullet \frac{C_P \bullet C_S}{C_P + C_S}$$

Equation 5 can again be simplified considering only C_S as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time T_S is always much longer than the internal time constant:

Equation 6

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll T_S$$

The charge of C_{P1} and C_{P2} is redistributed also on C_S , determining a new value of the voltage V_{A1} on the capacitance according to *Equation 7*:



57



Figure 34. DSPI modified transfer format timing – Master, CPHA = 1



Figure 35. DSPI modified transfer format timing – Slave, CPHA = 0

6 Revision history

Table 46 summarizes revisions to this document.

Date	Revision	Changes
28-Aug-2008	1	Initial release
25-Nov-2008	2	 Table 7: TDO and TDI pins (Port pins B[4:5] are single function pins. Table 12, Table 13: Thermal characteristics added. Table 11, Table 12: EMI testing specifications split into separate tables for Normal mode and Airbag mode; data to be added in a later revision. Table 16, Table 17, Table 19, Table 20: Supply current specifications split into separate tables for Normal mode and Airbag mode; data to be added in a later revision. Table 16, Table 17, Table 19, Table 20: Supply current specifications split into separate tables for Normal mode and Airbag mode; data to be added in a later revision. Table 23: Values for I_{OL} and I_{OH} (in Conditions column) changed. Max values for V_{OH_S}, V_{OH_M}, V_{OH_F} and V_{OH_SYM} deleted. V_{ILR} max value changed. I_{PUR} min and max values changed. Table 27: Sensitivity value changed. Table 30:
		 Description of system requirements, controller characteristics and how controller observation of system requirements.
		 cnaracteristics are guaranteed updated. Electrical parameters updated
		 EMI characteristics are now in one table; values have been updated.
05-Mar-2009	3	• ESD characteristics are now in one table.
2000		 Electrical parameters are identified as either system requirements or controller characteristics. Method used to guarantee each controller characteristic is noted in table.
		 AC Timings: 1149.1 (JTAG) Timing, Nexus Timing, External Interrupt Timing, and DSPI Timing sections deleted

Table 46. Revision history

