

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Not For New Designs
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	107
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p50l5beabr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of tables

Table 1.	Device summary	1
Table 2.	SPC560P44Lx, SPC560P50Lx device comparison	7
Table 3.	SPC560P44Lx, SPC560P50Lx device configuration differences	8
Table 4.	SPC560P44Lx, SPC560P50Lx series block summary	11
Table 5.	Supply pins	32
Table 6.	System pins	33
Table 7.	Pin muxing	35
Table 8.	Parameter classifications	49
Table 9.	Absolute maximum ratings	50
Table 10.	Recommended operating conditions (5.0 V)	53
Table 11.	Recommended operating conditions (3.3 V)	54
Table 12.	Thermal characteristics for 144-pin LQFP	56
Table 13.	Thermal characteristics for 100-pin LQFP	57
Table 14.	EMI testing specifications	59
Table 15.	ESD ratings,	59
Table 16.	Approved NPN ballast components (configuration with resistor on base)	60
Table 17.	Voltage regulator electrical characteristics (configuration with resistor on base)	61
Table 18.	Voltage regulator electrical characteristics (configuration without resistor on base)	62
Table 19.	Low voltage monitor electrical characteristics.	63
Table 20.	PAD3V5V field description	65
Table 21.	DC electrical characteristics (5.0 V. NVUSRO[PAD3V5V] = 0)	66
Table 22.	Supply current (5.0 V. NVUSRO[PAD3V5V] = 0)	67
Table 23.	DC electrical characteristics (3.3 V. NVUSRO[PAD3V5V] = 1)	67
Table 24.	Supply current (3.3 V. NVUSRO[PAD3V5V] = 1)	69
Table 25.	I/O supply segment.	70
Table 26.	I/O weight	70
Table 27.		74
Table 28.	Main oscillator output electrical characteristics (5.0 V. NVUSROIPAD3V5VI = 0)	75
Table 29.	Main oscillator output electrical characteristics $(3.3 \text{ V}, \text{NVUSRO}[\text{PAD3V5V}] = 1)$	76
Table 30.	Input clock characteristics.	76
Table 31.	FMPLL electrical characteristics	76
Table 32.	16 MHz RC oscillator electrical characteristics.	78
Table 33.	ADC conversion characteristics	83
Table 34.	Program and erase specifications	85
Table 35.	Flash memory module life	85
Table 36.	Flash memory read access timing	86
Table 37.	Output pin transition times	86
Table 38.	RESET electrical characteristics.	88
Table 39.	JTAG pin AC electrical characteristics	89
Table 40.	Nexus debug port timing	92
Table 41.	External interrupt timing	94
Table 42.	DSPI timing	95
Table 43.	LQFP144 mechanical data	. 102
Table 44.	LQFP100 package mechanical data	. 104
Table 45.	Abbreviations	. 106
Table 46.	Revision history	. 107



	Feature	SPC560P44	SPC560P50		
eDMA (enhanced channels	d direct memory access)	1	6		
FlexRay		Yes	_S (1)		
FlexCAN (contro	ller area network)	2 ⁽²⁾	,(3)		
Safety port		Yes (via second F	FlexCAN module)		
FCU (fault collect	tion unit)	Ye	es		
CTU (cross trigge	ering unit)	Ye	es		
eTimer		2 (16-bit, 6	channels)		
FlexPWM (pulse-	-width modulation) channels	8 (capturing on X-channels)			
ADC (analog-to-o	digital converter)	2 (10-bit, 15-channel ⁽⁴⁾)			
LINFlex		2			
DSPI (deserial se	erial peripheral interface)	4			
CRC (cyclic redu	ndancy check) unit	Yes			
JTAG controller		Yes			
Nexus port contro	oller (NPC)	Yes (Level 2+)			
	Digital power supply ⁽⁵⁾	3.3 V or 5 V single suppl	y with external transistor		
Supply	Analog power supply	3.3 V or 5 V			
Supply	Internal RC oscillator	16 MHz			
	External crystal oscillator	4–40 MHz			
Packages		LQFP100 LQFP144			
Temperature	Standard ambient temperature	-40 to	125 °C		

Table 2.	SPC560P44Lx,	SPC560P50Lx device	comparison	(continued)
	,			、

1. 32 message buffers, selectable single or dual channel support

2. Each FlexCAN module has 32 message buffers.

3. One FlexCAN module can act as a Safety Port with a bit rate as high as 7.5 Mbit/s.

4. Four channels shared between the two ADCs

5. The different supply voltages vary according to the part number ordered.

SPC560P44Lx, SPC560P50Lx is available in two configurations having different features: full-featured and airbag. *Table 3* shows the main differences between the two versions.

Table 3. SPC560P44Lx, SPC560P50Lx device configuration differences

Feature	Full-featured	Airbag
CTU (cross triggering unit)	Yes	No
FlexPWM	Yes	No



	garaden anteres	(
Feature	Full-featured	Airbag
FlexRay	Yes	No
FMPLL (frequency-modulated phase-locked loop) module	2 (one FMPLL, one for FlexRay)	1 (only FMPLL)

Table 3. SPC560P44Lx, SPC560P50Lx device configuration differences (continued)

1.4 Block diagram

Figure 1 shows a top-level block diagram of the SPC560P44Lx, SPC560P50Lx MCU.



The flash memory module provides the following features:

- As much as 576 KB flash memory
 - 8 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 3×128 KB) code flash
 - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash
 - Full Read While Write (RWW) capability between code and data flash
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: 0 wait states for buffer hits, 2 wait states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for emulation of other memory types.
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page sizes
 - Code flash memory: 128 bits (4 words)
 - Data flash memory: 32 bits (1 word)
- ECC with single-bit correction, double-bit detection for data integrity
 - Code flash memory: 64-bit ECC
 - Data flash memory: 64-bit ECC
- Embedded hardware program and erase algorithm
- Erase suspend, program suspend and erase-suspended program
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

1.5.5 Static random access memory (SRAM)

The SPC560P44Lx, SPC560P50Lx SRAM module provides up to 40 KB of general-purpose memory.

The SRAM module provides the following features:

- Supports read/write accesses mapped to the SRAM from any master
- Up to 40 KB general purpose SRAM
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: 0 wait-state for reads and 32-bit writes; 1 wait state for 8and 16-bit writes if back to back with a read to same memory block

1.5.6 Interrupt controller (INTC)

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC handles 147 selectable-priority interrupt sources.



Doc ID 14723 Rev 9

For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority: modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources.
- 2 external high priority interrupts directly accessing the main core and I/O processor (IOP) critical interrupt mechanism

1.5.7 System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

- System configuration and status
 - Memory sizes/status
 - Device mode and security status
 - Determine boot vector
 - Search code flash for bootable sector
 - DMA status
- Debug status port enable and selection
- Bus and peripheral abort enable/disable

1.5.8 System clocks and clock generation

The following list summarizes the system clock and clock generation on the SPC560P44Lx, SPC560P50Lx:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider (÷1, ÷2, ÷4, ÷8)
- FlexPWM module and eTimer module can run on an independent clock source
- On-chip oscillator with automatic level control
- Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application



The SIU provides the following features:

- Centralized general purpose input output (GPIO) control of as many as 80 input/output pins and 26 analog input-only pads (package dependent)
- All GPIO pins can be independently configured to support pull-up, pull down, or no pull
- Reading and writing to GPIO supported both as individual pins and 16-bit wide ports
- All peripheral pins (except ADC channels) can be alternatively configured as both general purpose input or output pins
- ADC channels support alternative configuration as general purpose inputs
- Direct readback of the pin value is supported on all pins through the SIUL
- Configurable digital input filter that can be applied to some general purpose input pins for noise elimination: as many as 4 internal functions can be multiplexed onto 1 pin

1.5.17 Boot and censorship

Different booting modes are available in the SPC560P44Lx, SPC560P50Lx: booting from internal flash memory and booting via a serial link.

The default booting scheme uses the internal flash memory (an internal pull-down is used to select this mode). Optionally, the user can boot via FlexCAN or LINFlex (using the boot assist module software).

A censorship scheme is provided to protect the content of the flash memory and offer increased security for the entire device.

A password mechanism is designed to grant the legitimate user access to the non-volatile memory.

Boot assist module (BAM)

The BAM is a block of read-only one-time programmed memory and is identical for all SPC560Pxx devices that are based on the e200z0h core. The BAM program is executed every time the device is powered on if the alternate boot mode has been selected by the user.

The BAM provides the following features:

- Serial bootloading via FlexCAN or LINFlex
- Ability to accept a password via the used serial communication channel to grant the legitimate user access to the non-volatile memory

1.5.18 Error correction status module (ECSM)

The ECSM provides a myriad of miscellaneous control functions regarding program-visible information about the platform configuration and revision levels, a reset status register, a software watchdog timer, wakeup control for exiting sleep modes, and information on platform memory errors reported by error-correcting codes and/or generic access error information for certain processor cores.

The Error Correction Status Module supports a number of miscellaneous control functions for the platform. The ECSM includes these features:

- Registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
- For test purposes, optional registers to specify the generation of double-bit memory errors are enabled on the SPC560P44Lx, SPC560P50Lx.



The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC, ACCESS_AUX_TAP_ONCE
- 3 test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

1.5.32 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN (negative-positive-negative) transistor
- Regulates external 3.3 V /5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V



Symbol	Description	Direction	Pad sp	beed ⁽¹⁾	Pin		
Symbol	Description	Direction	SRC = 0	SRC = 1	100-pin	144-pin	
TMS	JTAG state machine control	Bidirectional	Slow	Fast	59	87	
тск	JTAG clock	Input only	Slow	—	60	88	
TDI	Test Data In	Input only	Slow	Medium	58	86	
TDO	Test Data Out	Output only	Slow	Fast	61	89	
Reset pin, available on 100-pin and 144-pin package.							
RESET	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirectional	Medium	_	20	31	
Test pin, available on 100-pin and 144-pin package.							
VPP_TEST	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_	_	74	107	

Table 6. System pins (continued)

1. SCR values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.

2.2.3 Pin muxing

Table 7 defines the pin list and muxing for the SPC560P44Lx, SPC560P50Lx devices.

Each row of *Table 7* shows all the possible ways of configuring each pin, via alternate functions. The default function assigned to each pin after reset is the ALTO function.

SPC560P44Lx, SPC560P50Lx devices provide four main I/O pad types, depending on the associated functions:

- *Slow pads* are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- *Fast pads* provide maximum speed. They are used for improved NEXUS debugging capability.
- Symmetric pads are designed to meet FlexRay requirements.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance. For more information, see the datasheet's "Pad AC Specifications" section.



Port	Pad	Alternate												I/O	Pad s	peed ⁽⁵⁾	Pin	No.
pin	configuration register (PCR)	function ^{(1),} (2)	Functions	Peripheral ⁽³⁾	direction (4)	SRC = 0	SRC = 1	100-pin	144-pin									
		ALT0	GPIO[45]	SIUL	I/O													
		ALT1	ETC[1]	eTimer_1	I/O													
C[13]	PCR[45]	ALT2	—	—	—	Slow	Medium	71	101									
		ALI3		—	-													
		_	EXI_IN															
					1													
				SIUL	1/0													
C[14]	PCR[46]		ETC[2]		0	Slow	Medium	72	103									
		ALT2			_													
			GPIO[47]	SILII	1/0													
		ALT1	CA TR FN	FlexRay 0	0													
		ALT2	ETCIO	eTimer 1	1/0													
C[15]	PCR[47]	ALT3	A[1]	FlexPWM 0	0	Slow	Symmetric	85	124									
		_	EXT_IN	CTU_0	I													
		—	EXT_SYNC	FlexPWM_0	I													
				Port D (16-bit)														
		ALT0	GPIO[48]	SIUL	I/O													
DIO	DOD[40]	ALT1	CA_TX	FlexRay_0	0	01	0	00	405									
D[0]	PCR[48]	ALT2	ETC[1]	eTimer_1	I/O	SIOW	Symmetric	86	125									
		ALT3	B[1]	FlexPWM_0	0													
		ALT0	GPIO[49]	SIUL	I/O													
		ALT1	—	—	—													
D[1]	PCR[49]	ALT2	ETC[2]	eTimer_1	I/O	Slow	Medium	3	3									
		ALT3	EXT_TRG	CTU_0	0													
		—	CA_RX	FlexRay_0	I													
		ALT0	GPIO[50]	SIUL	I/O													
		ALT1	—		_													
D[2]	PCR[50]	ALT2	ETC[3]	eTimer_1	I/O	Slow	Medium	97	140									
		ALI3	X[3]	FlexPWM_0	1/0													
			CB_RX	FlexRay_0	I													
		ALT0	GPIO[51]	SIUL	I/O													
D[3]	PCR[51]	ALI1	CB_IX	FlexRay_0	0	Slow	Symmetric	89	128									
		ALI2	EIC[4]	elimer_1	1/0													
		ALI3	A[3]	FIEXPVVIVI_0	0													
		ALT0	GPIO[52]	SIUL	1/0													
D[4]	PCR[52]	ALT1	CB_IR_EN	FlexRay_0	0	Slow	Symmetric	90	129									
		ALI2			1/0													
		ALI 3	B[3]	FIEXP VVIVI_0														

Table 7. Pin muxing (continued)



Fort pinconfiguration register (PCR)function(1), (2)FunctionsPeripheral(3)direction (4) $RC = 0$ $RC = 1$ $\frac{1}{2}$ $\frac{1}{2}$ D[14]ALT0GPIO[62]SIULI/OALT1B[1]FlexPWM_0OD[14]PCR[62]ALT2CS3DSPI_3OSlowMedium73105ALT3105D[14]PCR[62]ALT2CS3DSPI_3OSlowMedium73105ALT34158D[15]PCR[63]ALT2Input only4158D[15]PCR[63]ALT24158D[15]PCR[63]ALT24158D[15]PCR[63]ALT34158D[15]ALT34158D[15]ALT34158D[16]ALT34158D[16]ALT0GPI0[64]SIULVVVVV	Port	Pad	Pad Alternate I/O		I/O	I/O Pad speed ⁽⁵⁾		Pin No.		
D[14] ALT0 GPIO[62] SIUL I/O ALT1 B[1] FlexPWM_0 O O Medium 73 105 D[14] PCR[62] ALT2 CS3 DSPI_3 O Slow Medium 73 105 ALT3 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 41 58 - - - - - - - 41 58 - - - - - 41 58 - - - - - <th>pin</th> <th>configuration register (PCR)</th> <th>function^{(1),} (2)</th> <th>Functions</th> <th>Peripheral⁽³⁾</th> <th>direction (4)</th> <th>SRC = 0</th> <th>SRC = 1</th> <th>100-pin</th> <th>144-pin</th>	pin	configuration register (PCR)	function ^{(1),} (2)	Functions	Peripheral ⁽³⁾	direction (4)	SRC = 0	SRC = 1	100-pin	144-pin
D[14] PCR[62] ALT1 B[1] FlexPWM_0 O O Slow Medium 73 105 D[14] PCR[62] ALT2 CS3 DSPI_3 O Slow Medium 73 105 ALT3 - - - - - - - - 105 Medium 73 SIN DSPI_3 I - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 41 58 - - - - - - - - 41 58 - - - - 41 58 - - - - - - - - -			ALT0	GPIO[62]	SIUL	I/O				
D[14] PCR[62] ALT2 CS3 DSPI_3 O Slow Medium 73 105 ALT3 - - - - - - - - 105 - SIN DSPI_3 I - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 41 58 - - - - - 41 58 - - - - 41 58 - - - - - - 41 58 - - - - - 41 58 - - - - - - - - - -			ALT1	B[1]	FlexPWM_0	0				
ALT3 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 <	D[14]	PCR[62]	ALT2	CS3	DSPI_3	0	Slow	Medium	73	105
SIN DSPI_3 I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I			ALT3	—	—	_				
ALT0 GPIO[63] SIUL ALT1 — — here			—	SIN	DSPI_3	I				
D[15] PCR[63] ALT1 Input only 41 58 ALT3 41 58 AN[4] ADC_1 41 58 Port E(16-bit)			ALT0	GPIO[63]	SIUL					
D[15] PCR[63] ALT2 — — Input only — — 41 58 ALT3 — — — — — 41 58 — ALT3 — — — — 41 58 Port E(16-bit) ALT0 GPIO[64] SIUL — — 41 58			ALT1	—	—					
ALT3 — — — AN[4] ADC_1 Port E(16-bit) ALT0 GPIO[64] SIUL	D[15]	PCR[63]	ALT2	—	—	Input only	—	—	41	58
— AN[4] ADC_1 Port E(16-bit) ALT0 GPIO[64] SIUL			ALT3		—					
Port E(16-bit) ALT0 GPI0[64] SIUL			_	AN[4]	ADC_1					
ALTO GPIO[64] SIUL		-			Port E(16-bit)					
			ALT0	GPIO[64]	SIUL					
ALT1 — — —			ALT1	—	—					
E[0] PCR[64] ALT2 — — Input only — — 46 68	E[0] F	PCR[64]	ALT2	—	—	Input only	—	—	46	68
ALT3 — — —			ALT3		—					
— AN[5] ADC_1			—	AN[5]	ADC_1					
ALTO GPIO[65] SIUL			ALT0	GPIO[65]	SIUL					
ALT1 — —			ALT1	—	—					
E[1] PCR[65] ALT2 — — Input only — — 27 39	E[1]	PCR[65]	ALT2	—	—	Input only	—	—	27	39
			ALI3		-					
— AN[4] ADC_0			—	AN[4]	ADC_0					
ALTO GPIO[66] SIUL			ALT0	GPIO[66]	SIUL					
	Frei	DODING	ALT1	—	—					
$\begin{bmatrix} E[2] & PCR[66] & AL12 & - & - & Input only & - & - & 32 & 49 \\ ALTO & ALTO & - & - & - & 32 & 49 \end{bmatrix}$	E[2]	PCR[66]	ALI2	—	—	Input only	_	—	32	49
			ALI 3							
ALTO GPIO[67] SIUL			ALTO	GPIO[67]	SIUL					
	E [0]	DODIC71	ALI1	—	_	lanut only				40
$\begin{bmatrix} E[3] & PCR[67] & AL12 & - & - & Input only & - & - & 40 \\ ALT2 & ALT2 & - & - & - & 40 \end{bmatrix}$	E[3]	PCK[67]	ALIZ	_		input only	_	_	_	40
			ALIS	 AN[6]						
			41.70							
				GPI0[68]	SIUL					
	EIN	PCPI691				Input only				12
	L[4]			_						42
ADC 0			_	AN[7]	ADC 0					

Table 7. Pin muxing (continued)



Symbol		Deremeter	Conditions	Value		
		Farameter	Conditions	Min	Max ⁽¹⁾	Unit
V _{SS_LV_CORx} ⁽⁴⁾	SR	Internal reference voltage	—	0	0	V
т.	S P	Ambient temperature under	f _{CPU} = 64 MHz	-40	105	ŝ
I A	SN	bias	f _{CPU} = 60 MHz	-40	125	

Table 11. Recommended operating conditions (3.3 V) (continued)

1. Parametric figures can be out of specification when voltage drops below 4.5 V, however, guaranteeing the full functionality. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.

2. The difference between each couple of voltage supplies must be less than 100 mV, $|V_{DD_{-}HV_{-}IOy} - V_{DD_{-}HV_{-}IOx}| < 100 \text{ mV}.$

The difference between each couple of voltage supplies must be less than 100 mV, |V_{DD_HV_ADC1} - V_{DD_HV_ADC0}| < 100 mV. As long as that condition is met, ADC_0 and ADC_1 can be operated at 5 V with the rest of the device operating at 3.3 V.

4. To be connected to emitter of external NPN. Low voltage supplies are not under user control—they are produced by an onchip voltage regulator—but for the device to function properly the low voltage grounds (V_{SS_LV_xxx}) must be shorted to high voltage grounds (V_{SS_HV_xxx}) and the low voltage supply pins (V_{DD_LV_xxx}) must be connected to the external ballast emitter.

5. The low voltage supplies ($V_{DD_LV_xxx}$) are not all independent.

V_{DD_LV_COR1} and V_{DD_LV_COR2} are shorted internally via double bonding connections with lines that provide the low voltage supply to the data flash module. Similarly, V_{SS_LV_COR1} and V_{SS_LV_COR2} are internally shorted.

 $V_{DD_LV_REGCOR}$ and $V_{DD_LV_REGCORx}$ are physically shorted internally, as are $V_{SS_LV_REGCOR}$ and $V_{SS_LV_CORx}$.

Figure 7 shows the constraints of the different power supplies.



Figure 7. Power supplies constraints (3.0 V \leq V_{DD_HV_IOx} \leq 5.5 V)

Doc ID 14723 Rev 9



57

3.10.2 DC electrical characteristics (5 V)

Table 21 gives the DC electrical characteristics at 5 V ($4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IOX}}}} < 5.5 \text{ V}$, NVUSRO[PAD3V5V] = 0); see *Figure 14*.

Question 1		Denemation	O an diffiance	Value		
		Parameter	Conditions	Min	Max	Unit
N	D			-0.1 ⁽¹⁾	—	V
VIL	Ρ	Low level input voltage	_		0.35 V _{DD_HV_IOx}	V
	Ρ		_	$0.65 V_{DD_HV_IOx}$		V
VIH	D	High level input voltage	_	_	$V_{\text{DD}_{\text{HV}_{\text{IOx}}} + 0.1^{(1)}}$	V
V _{HYS}	Т	Schmitt trigger hysteresis	—	0.1 V _{DD_HV_IOx}	—	V
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V
V _{OH_S}	Ρ	Slow, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V
V _{OL_M}	Ρ	Medium, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V
V _{OL_F}	Ρ	Fast, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V
V _{OL_SYM}	Ρ	Symmetric, low level output voltage	I _{OL} = 3 mA		0.1 V _{DD_HV_IOx}	V
V _{OH_SYM}	Ρ	Symmetric, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	_	V
	П	Equivalant null un aurrant	$V_{IN} = V_{IL}$	-130	—	
PU	Р	Equivalent pull-up current	$V_{IN} = V_{IH}$		-10	μΑ
	Б	Equivalant null down current	$V_{IN} = V_{IL}$	10	_	
PD			$V_{IN} = V_{IH}$	_	130	μΑ
IIL	Ρ	Input leakage current (all bidirectional ports)	$T_{A} = -40$ to 125 °C	-1	1	μA
IIL	Ρ	Input leakage current (all ADC input- only ports)	$T_{A} = -40$ to 125 °C	-0.5	0.5	μA
C _{IN}	D	Input capacitance	—	_	10	pF
			$V_{IN} = V_{IL}$	-130	—	
PU		RESET, equivalent pull-up current	V _{IN} = V _{IH}	—	-10	μΑ

Table 21. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)

1. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



Table 26.	I/O weight	(continued)
-----------	------------	-------------

		•			
Pad	LQ	FP144	LQFP100		
Fau	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V	
PAD[86]	9%	6%	—	_	
MODO[0]	12%	8%	_		
PAD[7]	4%	4%	11%	10%	
PAD[36]	5%	4%	11%	9%	
PAD[8]	5%	4%	10%	9%	
PAD[37]	5%	4%	10%	9%	
PAD[5]	5%	4%	9%	8%	
PAD[39]	5%	4%	9%	8%	
PAD[35]	5%	4%	8%	7%	
PAD[87]	12%	9%	_	_	
PAD[88]	9%	6%	_	_	
PAD[89]	10%	7%	_	_	
PAD[90]	15%	11%	_	_	
PAD[91]	6%	5%	_	_	
PAD[57]	8%	7%	8%	7%	
PAD[56]	13%	11%	13%	11%	
PAD[53]	14%	12%	14%	12%	
PAD[54]	15%	13%	15%	13%	
PAD[55]	25%	22%	25%	22%	
PAD[96]	27%	24%	—		
PAD[65]	1%	1%	1%	1%	
PAD[67]	1%	1%	—		
PAD[33]	1%	1%	1%	1%	
PAD[68]	1%	1%	—		
PAD[23]	1%	1%	1%	1%	
PAD[69]	1%	1%	—		
PAD[34]	1%	1%	1%	1%	
PAD[70]	1%	1%	—		
PAD[24]	1%	1%	1%	1%	
PAD[71]	1%	1%	—	_	
PAD[66]	1%	1%	1%	1%	
PAD[25]	1%	1%	1%	1%	
PAD[26]	1%	1%	1%	1%	



Symbol	<u> </u>	Parameter		Conditions ⁽¹⁾	Va	Unit		
		Fai	ameter	Conditions	Min	Max	onit	
			Short-term jitter ⁽¹⁰⁾	f _{SYS} maximum	-4	4	% f _{CLKOUT}	
C _{JITTER}	т	CLKOUT period jitter ^{(6),(7),(8),(9)}	Long-term jitter (avg. over 2 ms interval)	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} at 64 MHz, 4000 cycles	_	10	ns	
t _{lpll}	D	PLL lock time (11),	(12)	—	_	200	μs	
t _{dc}	D	Duty cycle of refer	rence	—	40	60	%	
f _{LCK}	D	Frequency LOCK	range	_	-6	6	% f _{SYS}	
f _{UL}	D	Frequency un-LO	CK range	—	-18	18	% f _{SYS}	
f _{CS}		Modulation donth		Center spread	±0.25	$\pm 4.0^{(13)}$	0/ f	
f _{DS}				Down spread	-0.5	-8.0	⁷⁰ ISYS	
f _{MOD}	D	Modulation freque	ency ⁽¹⁴⁾	—		70	kHz	

Table 31. FMPLL electrical characteristics (continued)

1. $V_{DD_LV_CORx}$ = 1.2 V ±10%; V_{SS} = 0 V; T_A = -40 to 125 °C, unless otherwise specified

- 2. Considering operation with PLL not bypassed
- 3. "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self-clocked mode.
- Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.
- f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.
- 6. This value is determined by the crystal manufacturer and board design.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.
- 8. Proper PC board layout procedures must be followed to achieve specifications.
- Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).
- 10. Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.
- 11. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.
- 12. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- 13. This value is true when operating at frequencies above 60 MHz, otherwise f_{CS} is 2% (above 64 MHz).
- 14. Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.







3.14.1 Input impedance and ADC accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; further, it sources charge during the sampling phase, when the analog signal source is a highimpedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the source impedance value of the transducer or circuit supplying the analog signal to be measured.







3.17 AC timing characteristics

3.17.1 RESET pin characteristics

The SPC560P44Lx, SPC560P50Lx implements a dedicated bidirectional RESET pin.



Figure 20. Start-up reset requirements

Doc ID 14723 Rev 9



Symbol		~	Deveneeter	Conditions(1)		Unit			
Symp			Parameter	Conditions	Min	Тур	Max	Unit	
				C _L = 25pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	10		
			C _L = 50pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	20			
+	<u> </u>		Output transition time	C _L = 100pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	40		
^u tr			MEDIUM configuration	C _L = 25pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	12	115	
			C _L = 50pF, V _{DD} = 3.3 V ± 10%, PAD3V5V		_	_	25		
				C _L = 100pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	40		
W _{FRST}	SR	Ρ	RESET input filtered pulse	_	_	_	40	ns	
W _{NFRST}	SR	Ρ	RESET input not filtered pulse	_	500	_		ns	
t _{POR}	сс	D	Maximum delay before internal reset is released after all V _{DD_HV} reach nominal supply	Monotonic V _{DD_HV} supply ramp	_	_	1	ms	
				V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10	—	150		
I _{WPU}	сс	Ρ	Weak pull-up current absolute value	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	10	—	150	μA	
				$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(4)}$	10	_	250]	

Table 38.	RESET electrical	characteristics ((continued)

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 °C to T_A $_{MAX}$, unless otherwise specified

2. This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device reference manual).

3. C_L includes device and package capacitance (C_{PKG} < 5 pF).

4. The configuration PAD3V5 = 1 when V_{DD} = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.17.2 IEEE 1149.1 interface timing

Table 39.	JTAG pin A	C electrical	characteristics
-----------	------------	--------------	-----------------

No	Symbol C Parameter		Conditions	Value		Unit		
NO.	Symbo	1	C			Min	Max	Unit
1	t _{JCYC}	CC	D	TCK cycle time	—	100	_	ns
2	t _{JDC}	CC	D	TCK clock pulse width (measured at $V_{DD_HV_IOx}/2$)	—	40	60	ns
3	t _{TCKRISE}	СС	D	TCK rise and fall times (40% – 70%)	—		3	ns
4	t _{TMSS} , t _{TDIS}	СС	D	TMS, TDI data setup time	—	5	—	ns





Figure 27. Nexus TDI, TMS, TDO timing

3.17.4 External interrupt timing (IRQ pin)

Table 41.External interrupt timing⁽¹⁾

No	Svm	hol	C	Parameter	Conditions	Value		Unit
NO.	Synn	501	C	r ai ainetei	Conditions	Min	Мах	Unit
1	t _{IPWL}	CC	D	IRQ pulse width low	—	4	_	t _{CYC}
2	t _{IPWH}	CC	D	IRQ pulse width high	—	4	—	t _{CYC}
3	t _{ICYC}	CC	D	IRQ edge to edge time ⁽²⁾	—	4 + N ⁽³⁾	—	t _{CYC}

1. IRQ timing specified at f_{SYS} = 64 MHz and $V_{DD_HV_IOx}$ = 3.0 V to 5.5 V, $T_A = T_L$ to T_H , and C_L = 200 pF with SRC = 0b00.

2. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

3. N = ISR time to clear the flag



Table 46. Revision history (continued)

Date	Revision	Changes
07-Apr-2011	7 (cont'd)	SPC500P44LX, SPC500P50LX device continguration ameriances: Removed temperature forw (temperature information is provided in Order codes) Updated SPC560P44LX, SPC560P50LX block diagram Added SPC560P44LX, SPC560P50LX block diagram Added SPC560P44LX, SPC560P50LX block diagram Added SPC560P44LX, SPC560P50LX block diagram Supply pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions of power supply pins (1.2 V) System pins: updated descriptions (2.0 V), and Recommended operating conditions (3.3 V); changed orw "V _{SS_HV} / Digital Ground" to "V _{SS} / Device Ground"; updated symbols Updated Section 3.5 1, Package thermal characteristics Updated Section 3.5 1, Package thermal characteristics Updated Section 3.5 1, Package thermal characteristics Updated Section 3.6, Electromagnetic interference (EMI) characteristics Updated Section 3.6, Electromagnetic interference (EMI) characteristics Updated Section 3.6, Electrical characteristics (configuration without resistor on base) and Voltage regulator electrical characteristics: updated V _{MLVDDOK,H} max value—was 1.15 V; is 1.145 V Section 3.10, DC electrical characteristics: reorganized contents Updated Section 3.10, 1, NVUSRO[PAD3V5V] = 0]; updated symbols Corrected parameter descriptions in DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1): - V _{QL,F} —was "Fast, high level output voltage"; is "Fast, low level output voltage" - V _{QL,SYM} —was "Symmetric, high level output voltage"; is "Symmetric, low level output voltage" - V _{QL,SYM} —was "Symmetric, high level output voltage"; is "Symmetric, low lev



Date	Revision	Changes
18-Jul-2012	8	Updated Table 1 (Device summary) Section 1.5.4, Flash memory: Changed "Data flash memory: 32-bit ECC" to "Data flash memory: 64-bit ECC" Figure 40 (Commercial product code structure), replaced "C = 60 MHz, 5 V" and "D = 60 MHz, 3.3 V" with respectively "C = 40 MHz, 5 V" and "D = 40 MHz, 3.3 V" Table 9 (Absolute maximum ratings), updated TV _{DD} parameter, the minimum value to 3.0 V/s and the maximum value to 0.5 V/µs Table 7 (Pin muxing), changed the description in the column "I/O direction" from "I/O" to "O" for the following port pins: A[10] with function A[0] A[11] with function A[2] A[12] with function A[2] A[13] with function A[2] A[13] with function A[3] C[17] with function A[3] C[17] with function A[4] D[10] with function A[3] C[15] with function A[1] D[10] with function A[1] D[10] with function A[1] D[11] with function A[1] D[12] with function A[1] D[13] with function A[1] D[14] with function A[1] D[14] with function B[1] Updated Section 3.8.1, Voltage regulator electrical characteristics Added Table 27 (I/O consumption) Section 3.0.0 Lectorical characteristics: deleted references to "oscillator margin" deleted subsection "NVUSRO[OSCILLATOR_MARGIN] field description" Table 21 (DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)), added IPU row for RESET pin Table 23 (DC electrical characteristics), added V _{INAN} entry Removed "Order codes" table Figure 40 (Commercial product code structure): added a footnote updated "E = Data flash memory"
18-Sep-2013	9	Updated Discialmer

Table 46.	Revision	history ((continued)
-----------	----------	-----------	-------------

