

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	107
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p50l5cefby

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The flash memory module provides the following features:

- As much as 576 KB flash memory
 - 8 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 3×128 KB) code flash
 - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash
 - Full Read While Write (RWW) capability between code and data flash
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: 0 wait states for buffer hits, 2 wait states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for emulation of other memory types.
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page sizes
 - Code flash memory: 128 bits (4 words)
 - Data flash memory: 32 bits (1 word)
- ECC with single-bit correction, double-bit detection for data integrity
 - Code flash memory: 64-bit ECC
 - Data flash memory: 64-bit ECC
- Embedded hardware program and erase algorithm
- Erase suspend, program suspend and erase-suspended program
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

1.5.5 Static random access memory (SRAM)

The SPC560P44Lx, SPC560P50Lx SRAM module provides up to 40 KB of general-purpose memory.

The SRAM module provides the following features:

- Supports read/write accesses mapped to the SRAM from any master
- Up to 40 KB general purpose SRAM
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: 0 wait-state for reads and 32-bit writes; 1 wait state for 8and 16-bit writes if back to back with a read to same memory block

1.5.6 Interrupt controller (INTC)

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC handles 147 selectable-priority interrupt sources.



Doc ID 14723 Rev 9

Digital part:

- 2 × 13 input channels including 4 channels shared between the 2 converters
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location,
- 2 modes of operation: Normal mode or CTU control mode
- Normal mode features
 - Register-based interface with the CPU: control register, status register, 1 result register per channel
 - ADC state machine managing 3 request flows: regular command, hardware injected command, software injected command
 - Selectable priority between software and hardware injected commands
 - 4 analog watchdogs comparing ADC results against predefined levels (low, high, range)
 - DMA compatible interface
- CTU control mode features
 - Triggered mode only
 - 4 independent result queues (2 × 16 entries, 2 × 4 entries)
 - Result alignment circuitry (left justified; right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit part
 - DMA compatible interfaces

1.5.28 Cross triggering unit (CTU)

The cross triggering unit allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.

It implements the following features:

- Double buffered trigger generation unit with as many as eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with as many as 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

1.5.29 Nexus development interface (NDI)

The NDI (Nexus Development Interface) block provides real-time development support capabilities for the SPC560P44Lx, SPC560P50Lx Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI



block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal busses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V_{DDIO} (no dedicated power supply)
- Nexus 2+ features supported
 - Static debug
 - Watchpoint messaging
 - Ownership trace messaging
 - Program trace messaging
 - Real time read/write of any internally memory mapped resources through JTAG pins
 - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information
 - Watchpoint triggering, watchpoint triggers program tracing
- Auxiliary Output Port
 - 4 MDO (Message Data Out) pins
 - MCKO (Message Clock Out) pin
 - 2 MSEO (Message Start/End Out) pins
 - EVTO (Event Out) pin
- Auxiliary Input Port
 - EVTI (Event In) pin

1.5.30 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (*x*25 protocol):
 - $x^{16} + x^{12} + x^5 + 1$
- Support for CRC-32 (Ethernet protocol):
 - $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Zero wait states for each write/read operations to the CRC_CFG and CRC_INP registers at the maximum frequency

1.5.31 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.



Fort pinconfiguration register (PCR)function(1), (2)FunctionsPeripheral(3)direction (4) $RC = 0$ $RC = 1$ $\frac{1}{2}$ $\frac{1}{2}$ D[14]ALT0GPIO[62]SIULI/OALT1B[1]FlexPWM_0OD[14]PCR[62]ALT2CS3DSPI_3OSlowMedium73105ALT3105D[14]PCR[62]ALT2CS3DSPI_3OSlowMedium73105ALT34158D[15]PCR[63]ALT2Input only4158D[15]PCR[63]ALT24158D[15]PCR[63]ALT24158D[15]PCR[63]ALT34158D[15]ALT34158D[15]ALT34158D[16]ALT34158D[16]ALT0GPI0[64]SIULVVVVV	Port	Pad	Alternate			I/O	Pad s	beed ⁽⁵⁾	Pin	No.
D[14] ALT0 GPIO[62] SIUL I/O ALT1 B[1] FlexPWM_0 O O Medium 73 105 D[14] PCR[62] ALT2 CS3 DSPI_3 O Slow Medium 73 105 ALT3 - 41 58 - - - - - - - 41 58 - - - - - 41 58 - - - - - <th>pin</th> <th>configuration register (PCR)</th> <th>function^{(1),} (2)</th> <th>Functions</th> <th>Peripheral⁽³⁾</th> <th>direction (4)</th> <th>SRC = 0</th> <th>SRC = 1</th> <th>100-pin</th> <th>144-pin</th>	pin	configuration register (PCR)	function ^{(1),} (2)	Functions	Peripheral ⁽³⁾	direction (4)	SRC = 0	SRC = 1	100-pin	144-pin
D[14] PCR[62] ALT1 B[1] FlexPWM_0 O O Slow Medium 73 105 D[14] PCR[62] ALT2 CS3 DSPI_3 O Slow Medium 73 105 ALT3 - - - - - - - - 105 Medium 73 SIN DSPI_3 I - 41 58 - - - - - - - - 41 58 - - - - 41 58 - - - - - - - - -			ALT0	GPIO[62]	SIUL	I/O				
D[14] PCR[62] ALT2 CS3 DSPI_3 O Slow Medium 73 105 ALT3 - - - - - - - - 105 - SIN DSPI_3 I - 41 58 - - - - 41 58 - - - - 41 58 - - - - 41 58 - - - - 41 58 - - - - - 41 58 - - - - - - -			ALT1	B[1]	FlexPWM_0	0				
ALT3 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 41 58 <	D[14]	PCR[62]	ALT2	CS3	DSPI_3	0	Slow	Medium	73	105
SIN DSPI_3 I			ALT3	—	—	—				
ALT0 GPIO[63] SIUL ALT1 — — here			—	SIN	DSPI_3	I				
D[15] PCR[63] ALT1 Input only 41 58 ALT3 41 58 AN[4] ADC_1 41 58 Port E(16-bit)			ALT0	GPIO[63]	SIUL					
D[15] PCR[63] ALT2 — — Input only — — 41 58 ALT3 — — — — — 41 58 — ALT3 — — — — 41 58 Port E(16-bit) ALT0 GPIO[64] SIUL — — 41 58			ALT1	—	—					
ALT3 — — — AN[4] ADC_1 Port E(16-bit) ALT0 GPIO[64] SIUL	D[15]	PCR[63]	ALT2	—	—	Input only	—	—	41	58
— AN[4] ADC_1 Port E(16-bit) ALT0 GPIO[64] SIUL			ALT3		—					
Port E(16-bit) ALT0 GPI0[64] SIUL			_	AN[4]	ADC_1					
ALTO GPIO[64] SIUL		-			Port E(16-bit)					
			ALT0	GPIO[64]	SIUL					
ALT1 — — —			ALT1	—	—					
E[0] PCR[64] ALT2 — — Input only — — 46 68	E[0]	PCR[64]	ALT2	—	—	Input only	—	—	46	68
ALT3 — — —			ALT3		—					
— AN[5] ADC_1			—	AN[5]	ADC_1					
ALTO GPIO[65] SIUL			ALT0	GPIO[65]	SIUL	Input only			27	
ALT1 — —			ALT1	—	—					39
E[1] PCR[65] ALT2 — — Input only — — 27 39	E[1]	PCR[65]	ALT2	—	—		—	—		
			ALI3		-					
— AN[4] ADC_0			—	AN[4]	ADC_0					
ALTO GPIO[66] SIUL			ALT0	GPIO[66]	SIUL					
	Frei	DODING	ALT1	—	—					
$\begin{bmatrix} E[2] & PCR[66] & AL12 & - & - & Input only & - & - & 32 & 49 \\ ALTO & ALTO & - & - & - & 32 & 49 \end{bmatrix}$	E[2]	PCR[66]	ALI2	—	—	Input only	_	—	32	49
			ALI 3							
ALTO GPIO[67] SIUL			ALTO	GPIO[67]	SIUL					
	E [0]	DODIC71	ALI1	—	_	lanut only				40
$\begin{bmatrix} E[3] & PCR[67] & AL12 & - & - & Input only & - & - & 40 \\ ALT2 & ALT2 & - & - & - & 40 \end{bmatrix}$	E[3]	PCK[67]	ALIZ	_		input only	_	_	_	40
			ALIS	 AN[6]						
			41.70							
				GPI0[68]	SIUL					
	E[4]	PCPI691				Input only				12
	L[4]			_						42
ADC 0			_	AN[7]	ADC 0					

Table 7. Pin muxing (continued)



3 Electrical characteristics

3.1 Introduction

This section contains device electrical characteristics as well as temperature and power considerations.

This microcontroller contains input protection against damage due to high static voltages. However, it is advisable to take precautions to avoid application of any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This can be done by the internal pull-up or pull-down resistors, which are provided by the device for most general purpose pins.

The following tables provide the device characteristics and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

Caution: All of the following parameter values can vary depending on the application and must be confirmed during silicon characterization or silicon reliability trial.

3.2 Parameter classification

The electrical parameters are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 8* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 8.Parameter classifications

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.



- 2. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- 3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- 4. Thermal characterization parameter indicating the temperature difference between the board and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.
- 5. Thermal characterization parameter indicating the temperature difference between the case and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.

Symbol	Parameter	Conditions	Typical value	Unit
P	Thermal resistance junction-to-ambient,	Single layer board—1s	47.3	°C/ W
ι κ _θ jα	natural convection ⁽¹⁾	Four layer board—2s2p	35.3	°C/ W
$R_{ extsf{ heta}JB}$	Thermal resistance junction-to-board ⁽²⁾	Four layer board—2s2p	19.1	°C/ W
R _{θJCtop}	Thermal resistance junction-to-case (top) ⁽³⁾	Single layer board—1s	9.7	°C/ W
Ψ_{JB}	Junction-to-board, natural convection ⁽⁴⁾	Operating conditions	19.1	°C/ W
Ψ_{JC}	Junction-to-case, natural convection ⁽⁵⁾	Operating conditions	0.8	°C/ W

Table 13. Thermal characteristics for 100-pin LQFP

1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-7. Thermal test board meets JEDEC specification for this package.

2. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

4. Thermal characterization parameter indicating the temperature difference between the board and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

5. Thermal characterization parameter indicating the temperature difference between the case and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.

3.5.2 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J , can be obtained from *Equation 1*:

Equation 1 $T_J = T_A + (R_{\theta JA} * P_D)$

where:

 T_A = ambient temperature for the package (°C) $R_{\theta JA}$ = junction to ambient thermal resistance (°C/W) P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in



57

3.10.2 DC electrical characteristics (5 V)

Table 21 gives the DC electrical characteristics at 5 V ($4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IOX}}}} < 5.5 \text{ V}$, NVUSRO[PAD3V5V] = 0); see *Figure 14*.

Question 1		Denemation	O an diffiance	Value		
Symbol	C	Parameter	Conditions	Min	Max	Unit
N	D			-0.1 ⁽¹⁾	—	V
VIL	Ρ	Low level input voltage	_		0.35 V _{DD_HV_IOx}	V
	Ρ		_	$0.65 V_{DD_HV_IOx}$		V
VIH	D	High level input voltage	_	_	$V_{\text{DD}_{\text{HV}_{\text{IOx}}} + 0.1^{(1)}}$	V
V _{HYS}	Т	Schmitt trigger hysteresis	—	0.1 V _{DD_HV_IOx}	—	V
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V
V _{OH_S}	Ρ	Slow, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V
V _{OL_M}	Ρ	Medium, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V
V _{OL_F}	Ρ	Fast, low level output voltage	I _{OL} = 3 mA	—	0.1 V _{DD_HV_IOx}	V
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	—	V
V _{OL_SYM}	Ρ	Symmetric, low level output voltage	I _{OL} = 3 mA		0.1 V _{DD_HV_IOx}	V
V _{OH_SYM}	Ρ	Symmetric, high level output voltage	I _{OH} = -3 mA	0.8 V _{DD_HV_IOx}	_	V
	П	Equivalant null un aurrant	$V_{IN} = V_{IL}$	-130	—	
PU	Р	Equivalent pull-up current	$V_{IN} = V_{IH}$		-10	μΑ
	P	Equivalant null down current	$V_{IN} = V_{IL}$	10	_	
PD			$V_{IN} = V_{IH}$	_	130	μΑ
IIL	Ρ	Input leakage current (all bidirectional ports)	$T_{A} = -40$ to 125 °C	-1	1	μA
IIL	Ρ	Input leakage current (all ADC input- only ports)	$T_{A} = -40$ to 125 °C	-0.5	0.5	μA
C _{IN}	D	Input capacitance	—	_	10	pF
			$V_{IN} = V_{IL}$	-130	—	
PU		RESET, equivalent pull-up current	V _{IN} = V _{IH}	—	-10	μΑ

Table 21. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)

1. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



Symbol	ool C Barameter		Conditiono	Va	alue	l Init	
Symbol	C	Parameter	Conditions	Min	Мах	Unit	
V	Ρ	High lovel input veltage	—	0.65 V _{DD_HV_IOx}	—	V	
VIН	D	n ngh level input voltage		—	$V_{\text{DD}_\text{HV}_\text{IOx}} + 0.1^{(2)}$	V	
V _{HYS}	Т	Schmitt trigger hysteresis	—	0.1 V _{DD_HV_IOx}	—	V	
V _{OL_S}	Ρ	Slow, low level output voltage	I _{OL} = 1.5 mA	—	0.5	V	
V _{OH_S}	Ρ	Slow, high level output voltage	I _{OH} = -1.5 mA	$V_{DD_HV_IOx} - 0.8$	—	V	
V _{OL_M}	Ρ	Medium, low level output voltage	I _{OL} = 2 mA	_	0.5	V	
V _{OH_M}	Ρ	Medium, high level output voltage	I _{OH} = -2 mA	$V_{DD_HV_IOx} - 0.8$	—	V	
V _{OL_F}	Ρ	Fast, low level output voltage	I _{OL} = 1.5 mA	—	0.5	V	
V _{OH_F}	Ρ	Fast, high level output voltage	I _{OH} = -1.5 mA	$V_{DD_HV_IOx} - 0.8$	—	V	
V _{OL_SYM}	Ρ	Symmetric, low level output voltage	I _{OL} = 1.5 mA	—	0.5	V	
V _{OH_SYM}	Ρ	Symmetric, high level output voltage	I _{OH} = -1.5 mA	$V_{DD_HV_IOx} - 0.8$	—	V	
1	D	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130	—	ΠA	
PU	1		$V_{IN} = V_{IH}$	_	-10	μΑ	
	D	Equivalant null down current	$V_{IN} = V_{IL}$	10	—		
PD	I		$V_{IN} = V_{IH}$	_	130		
۱ _{۱L}	Ρ	Input leakage current (all bidirectional ports)	$T_{A} = -40$ to 125 °C	_	1	μA	
IIL	Ρ	Input leakage current (all ADC input- only ports)	$T_{A} = -40$ to 125 °C	_	0.5	μA	
C _{IN}	D	Input capacitance	_	_	10	pF	
1	П	RESET equivalent pull-up current	$V_{IN} = V_{IL}$	-130			
'PU			$V_{IN} = V_{IH}$		-10	μΑ	

Table 23.DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)⁽¹⁾ (continued)

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



Table 26.	I/O weight	(continued)
-----------	------------	-------------

		•				
Pad	LQ	FP144	LQFP100			
Fau	Weight 5V	Weight 3.3V	Weight 5V	Weight 3.3V		
PAD[86]	9%	6%	—	—		
MODO[0]	12%	8%	_	_		
PAD[7]	4%	4%	11%	10%		
PAD[36]	5%	4%	11%	9%		
PAD[8]	5%	4%	10%	9%		
PAD[37]	5%	4%	10%	9%		
PAD[5]	5%	4%	9%	8%		
PAD[39]	5%	4%	9%	8%		
PAD[35]	5%	4%	8%	7%		
PAD[87]	12%	9%	_	_		
PAD[88]	9%	6%	_			
PAD[89]	10%	7%	_	_		
PAD[90]	15%	11%	_	_		
PAD[91]	6%	5%	_	_		
PAD[57]	8%	7%	8%	7%		
PAD[56]	13%	11%	13%	11%		
PAD[53]	14%	12%	14%	12%		
PAD[54]	15%	13%	15%	13%		
PAD[55]	25%	22%	25%	22%		
PAD[96]	27%	24%	—	_		
PAD[65]	1%	1%	1%	1%		
PAD[67]	1%	1%	—	—		
PAD[33]	1%	1%	1%	1%		
PAD[68]	1%	1%	—			
PAD[23]	1%	1%	1%	1%		
PAD[69]	1%	1%	—			
PAD[34]	1%	1%	1%	1%		
PAD[70]	1%	1%	—	—		
PAD[24]	1%	1%	1%	1%		
PAD[71]	1%	1%	—	_		
PAD[66]	1%	1%	1%	1%		
PAD[25]	1%	1%	1%	1%		
PAD[26]	1%	1%	1%	1%		



Symbol		C Baramotor		Condit	Conditions ⁽¹⁾ Value				1.1				
Бутвоі		C	Parameter	Conditions		Min	Тур	Max	Unit				
				C _L = 25 pF, 13 MHz		—	—	6.6					
I _{RMSMED} C			Poot modium aquara	C _L = 25 pF, 40 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		—	13.4					
	~~	П	I/O current for	C _L = 100 pF, 13 MHz		_	—	18.3	m				
	CC	U	MEDIUM	C _L = 25 pF, 13 MHz		_	_	5	mA				
					configuration	C _L = 25 pF, 40 MHz	$V_{DD} = 3.3 V \pm 10\%$, PAD3V5V = 1	_	_	8.5			
				C _L = 100 pF, 13 MHz		_	_	11]				
				C _L = 25 pF, 40 MHz		_	_	22					
				C _L = 25 pF, 64 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	—	33					
	<u> </u>	Р	Root medium square	C _L = 100 pF, 40 MHz		_	_	56	m^				
^I RMSFST				CC	CC	configuration	configuration	C _L = 25 pF, 40 MHz		_	_	14	mA
									C _L = 25 pF, 64 MHz	$V_{DD} = 3.3 V \pm 10\%,$	_	_	20
					C _L = 100 pF, 40 MHz	1,120,001 - 1	_	_	35]			
		_	Sum of all the static	V _{DD} = 5.0 V ± 10%, P	AD3V5V = 0	_	—	70					
IAVGSEG	SR	D	D I/O current within a supply segment	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1				65	mA				

	Table 27.	I/O consumption	(continued)
--	-----------	-----------------	-------------

1. V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

2. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

3.11 Main oscillator electrical characteristics

The SPC560P44Lx, SPC560P50Lx provides an oscillator/resonator driver.

Table 28.Main oscillator output electrical characteristics (5.0 V,
NVUSRO[PAD3V5V] = 0)

Sum	abol	C Paramotor		Va	Unit	
Syn		C	Farameter	Min	Мах	Unit
fosc	SR	—	Oscillator frequency	4	40	MHz
9 _m	_	Р	Transconduc tance	6.5	25	mA/V
V _{OSC}	_	т	Oscillation amplitude on XTAL pin	1	_	V
t _{oscsu}	_	Т	Start-up time ^{(1),(2)}	8	_	ms

1. The start-up time is dependent upon crystal characteristics, board leakage, etc., high ESR and excessive capacitive loads can cause long start-up time.

2. Value captured when amplitude reaches 90% of XTAL



3.15 Flash memory electrical characteristics

		Parameter					
Symbol	С		Min	Typical ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	Unit
T _{dwprogram}	Ρ	Double Word (64 bits) Program Time ⁽⁴⁾	_	22	50	500	μs
т	Ρ	Bank Program (512 KB) ⁽⁴⁾⁽⁵⁾	_	1.45	1.65	33	S
BKPRG	Р	Bank Program (64 KB) ⁽⁴⁾⁽⁵⁾	_	0.18	0.21	4.10	S
T _{16kpperase}	Ρ	16 KB Block Pre-program and Erase Time	_	300	500	5000	ms
T _{32kpperase}	Ρ	32 KB Block Pre-program and Erase Time	_	400	600	5000	ms
T _{128kpperase}	Ρ	128 KB Block Pre-program and Erase Time	_	800	1300	7500	ms

Table 34. Program and erase specifications

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

2. Initial factory condition: < 100 program/erase cycles, 25 $^{\circ}\text{C},$ typical supply voltage.

3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

- 4. Actual hardware programming times. This does not include software overhead.
- 5. Typical Bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see Initial Max column).

Symbol	c	Parameter	Conditions	Value		Unit
		Farameter	Conditions	Min	Тур	
P/E	с	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T_J)	_	100000	_	cycles
P/E	С	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range (T_J)	_	10000	100000	cycles
P/E	с	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T_J)	_	1000	100000	cycles
			Blocks with 0–1000 P/E cycles	20		years
Retention	С	Minimum data retention at 85 °C average ambient temperature ⁽¹⁾	Blocks with 10000 P/E cycles	10		years
			Blocks with 100000 P/E cycles	5	_	years

Table 35. Flash memory module life

1. Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.





Figure 23. JTAG test access port timing





Figure 24. JTAG boundary scan timing

3.17.3 Nexus timing

Table 40.Nexus debug port timing⁽¹⁾

No	Symbol		с	Paramatar	Value			Unit
NO.				Falameter	Min	Тур	Max	Unit
1	t _{MCYC}	CC	D	MCKO cycle time	32	—	—	ns
2	t _{MDOV}	СС	D	MCKO low to MDO data valid ⁽²⁾	—		6	ns
3	t _{MSEOV}	СС	D	MCKO low to $\overline{\text{MSEO}}$ data valid ⁽²⁾	—	_	6	ns
4	t _{EVTOV}	СС	D	MCKO low to $\overline{\text{EVTO}}$ data valid ⁽²⁾	—		6	ns
5	t _{TCYC}	CC	D	TCK cycle time	64 ⁽³⁾	_	_	ns



No. Symbo	Symbol		0	Devenetor	Conditions	Value		Unit
			Faraineter	Conditions	Min	Max		
	44			Master (MTFE = 0)	—	12		
11		<u> </u>		Data valid (after SCK edge)	Slave	—	36	- ns
II ^I SUO	ISUO		D		Master (MTFE = 1, CPHA = 0)	—	12	
				Master (MTFE = 1, CPHA = 1)	—	12		
					Master (MTFE = 0)	-2	—	
12 t _{HO}	<u> </u>		Data hald time for outputs	Slave	6	—		
	ЧЮ				Master (MTFE = 1, CPHA = 0)	6	—	115
					Master (MTFE = 1, CPHA = 1)	-2	—	

 Table 42.
 DSPI timing⁽¹⁾ (continued)

1. All timing is provided with 50 pF capacitance on output, 1 ns transition time on input signal.



Figure 29. DSPI classic SPI timing – Master, CPHA = 0





Figure 36. DSPI modified transfer format timing – Slave, CPHA = 1



Figure 37. DSPI PCS strobe (PCSS) timing



4 Package characteristics

4.1 ECOPACK[®]

IIn order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.2 Package mechanical data

4.2.1 LQFP144 mechanical outline drawing



Figure 38. LQFP144 package mechanical drawing

Doc ID 14723 Rev 9





4.2.2 LQFP100 mechanical outline drawing





5 Ordering information



Figure 40. Commercial product code structure^(a)

a. Not all configurations are available on the market. Please contact your ST sales representative to get the list of orderable commercial part number.



Date	Date Revision Changes		
07-Jul-2009	4	Through all document: - Replaced all "RESET_B" occurrences with "RESET" through all document. - AC Timings: 1149.1 (JTAG) Timing, Nexus Timing, External Interrupt Timing, and DSPI Timing sections inserted again. - Electrical parameters updated. Section , Features: - Specified LIN 2.1 in communications interfaces feature. Table 2 - Added row for Data Flash. Table 4 - Added a footnote regarding the decoupling capacitors. Table 6 - Removed the "other function" column. - Rearranged the contents. Table 14 - Updated definition of Condition column. Table 19 - merged in an unique Table the power consumption data related to "Maximum mode" and "Airbag mode". Table 21 - merged in an unique Table the power consumption data related to "Maximum mode" and "Airbag mode". Table 29 - Updated the parameter definition of Δ RCMVAR. - Removed the condition definition of Δ RCMVAR. - Added t _{ADC_C} and TUE rows. - Added t _{ADC_C} and TUE rows. - Removed R _{sw2} . Table 30 - Added tadd dadd footnotes. Section 3.16.1 RESET Pin Characteristics - Replaces whole section. Table 38 - Replaced the value of RAM from 32 to 36KB in the last four rows.	

Table 46. Revision history (continued)



Date Revision Changes		
18-Jul-2012	8	Updated Table 1 (Device summary) Section 1.5.4, Flash memory: Changed "Data flash memory: 32-bit ECC" to "Data flash memory: 64-bit ECC" Figure 40 (Commercial product code structure), replaced "C = 60 MHz, 5 V" and "D = 60 MHz, 3.3 V" with respectively "C = 40 MHz, 5 V" and "D = 40 MHz, 3.3 V" Table 9 (Absolute maximum ratings), updated TV _{DD} parameter, the minimum value to 3.0 V/s and the maximum value to 0.5 V/µs Table 7 (Pin muxing), changed the description in the column "I/O direction" from "I/O" to "O" for the following port pins: A[10] with function A[0] A[11] with function A[2] A[12] with function A[2] A[13] with function A[2] A[13] with function A[3] C[17] with function A[4] C[10] with function A[3] C[15] with function A[1] D[10] with function A[3] C[15] with function A[1] D[10] with function A[1] D[10] with function A[1] D[11] with function A[1] D[12] with function B[1] Updated Section 3.8.1, Voltage regulator electrical characteristics Added Table 27 (I/O consumption) Section 3.0.0 L electrical characteristics: deleted references to "oscillator margin" deleted subsection "NVUSRO[OSCILLATOR_MARGIN] field description" Table 21 (DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)), added IPU row for RESET pin Table 23 (DC electrical characteristics), added V _{INAN} entry Removed "Order codes" table Figure 40 (Commercial product code structure): added a footnote updated "E = Data flash memory"
18-Sep-2013	9	Updated Discialmer

Table 46.	Revision	history ((continued)
-----------	----------	-----------	-------------

