
E·XFL

AMD Xilinx - XC3030A-7PC44C Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	100
Number of Logic Elements/Cells	-
Total RAM Bits	22176
Number of I/O	34
Number of Gates	2000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc3030a-7pc44c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Detailed Functional Description

The perimeter of configurable Input/Output Blocks (IOBs) provides a programmable interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks, carrying logic signals among blocks, analogous to printed circuit board traces connecting MSI/SSI packages.

The block logic functions are implemented by programmed look-up tables. Functional options are implemented by program-controlled multiplexers. Interconnecting networks between blocks are implemented with metal segments joined by program-controlled pass transistors.

These FPGA functions are established by a configuration program which is loaded into an internal, distributed array of configuration memory cells. The configuration program is loaded into the device at power-up and may be reloaded on command. The FPGA includes logic and control signals to implement automatic or passive configuration. Program data may be either bit serial or byte parallel. The development system generates the configuration program bitstream used to configure the device. The memory loading process is independent of the user logic functions.

Configuration Memory

The static memory cell used for the configuration memory in the Field Programmable Gate Array has been designed specifically for high reliability and noise immunity. Integrity of the device configuration memory based on this design is assured even under adverse conditions. As shown in Figure 3, the basic memory cell consists of two CMOS inverters plus a pass transistor used for writing and reading cell data. The cell is only written during configuration and only read during readback. During normal operation, the cell provides continuous control and the pass transistor is off and does not affect cell stability. This is quite different from the operation of conventional memory devices, in which the cells are frequently read and rewritten.




Figure 2: Field Programmable Gate Array Structure.

It consists of a perimeter of programmable I/O blocks, a core of configurable logic blocks and their interconnect resources. These are all controlled by the distributed array of configuration program memory cells.



Configurable Logic Block

The array of CLBs provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. For example, the XC3020A has 64 such blocks arranged in 8 rows and 8 columns. The development system is used to compile the configuration data which is to be loaded into the internal configuration memory to define the operation and interconnection of each block. User definition of CLBs and their interconnecting networks may be done by automatic translation from a schematic-capture logic diagram or optionally by installing library or user macros.

Each CLB has a combinatorial logic section, two flip-flops, and an internal control section. See Figure 5. There are: five logic inputs (A, B, C, D and E); a common clock input (K); an asynchronous direct RESET input (RD); and an enable clock (EC). All may be driven from the interconnect resources adjacent to the blocks. Each CLB also has two outputs (X and Y) which may drive interconnect networks.

Data input for either flip-flop within a CLB is supplied from the function F or G outputs of the combinatorial logic, or the block input, DI. Both flip-flops in each CLB share the asynchronous RD which, when enabled and High, is dominant over clocked inputs. <u>All flip-flops</u> are reset by the active-Low chip input, RESET, or during the configuration process. The flip-flops share the enable clock (EC) which, when Low, recirculates the flip-flops' present states and inhibits response to the data-in or combinatorial function inputs on a CLB. The user may enable these control inputs and select their sources. The user may also select the clock net input (K), as well as its active sense within each CLB. This programmable inversion eliminates the need to route both phases of a clock signal throughout the device.




Figure 5: Configurable Logic Block.

Each CLB includes a combinatorial logic section, two flip-flops and a program memory controlled multiplexer selection of function. It has the following:

- five logic variable inputs A, B, C, D, and E
- a direct data in DI
- an enable clock EC
- a clock (invertible) K
- an asynchronous direct RESET RD
- two outputs X and Y

Product Obsolete or Under Obsolescence

XC3000 Series Field Programmable Gate Arrays




Figure 7: Counter.

The modulo-8 binary counter with parallel enable and clock enable uses one combinatorial logic block of each option.

General Purpose Interconnect

General purpose interconnect, as shown in Figure 10, consists of a grid of five horizontal and five vertical metal segments located between the rows and columns of logic and IOBs. Each segment is the height or width of a logic block. Switching matrices join the ends of these segments and allow programmed interconnections between the metal grid segments of adjoining rows and columns. The switches of an unprogrammed device are all non-conducting. The connections through the switch matrix may be established by the automatic routing or by selecting the desired pairs of matrix pins to be connected or disconnected. The legitimate switching matrix combinations for each pin are indicated in Figure 11.

Special buffers within the general interconnect areas provide periodic signal isolation and restoration for improved performance of lengthy nets. The interconnect buffers are available to propagate signals in either direction on a given general interconnect segment. These bidirectional (bidi) buffers are found adjacent to the switching matrices, above




Figure 8: A Design Editor view of routing resources used to form a typical interconnection network from CLB GA.

and to the right. The other PIPs adjacent to the matrices are accessed to or from Longlines. The development system automatically defines the buffer direction based on the location of the interconnection network source. The delay calculator of the development system automatically calculates and displays the block, interconnect and buffer delays for any paths selected. Generation of the simulation netlist with a worst-case delay model is provided.

Direct Interconnect

Direct interconnect, shown in Figure 12, provides the most efficient implementation of networks between adjacent CLBs or I/O Blocks. Signals routed from block to block using the direct interconnect exhibit minimum interconnect propagation and use no general interconnect resources. For each CLB, the X output may be connected directly to the B input of the CLB immediately to its right and to the C input of the CLB to its left. The Y output can use direct interconnect to drive the D input of the block immediately above and the A input of the block below. Direct interconnect should be used to maximize the speed of high-performance portions of logic. Where logic blocks are adjacent to IOBs, direct connect is provided alternately to the IOB inputs (I) and outputs (O) on all four edges of the die. The right edge provides additional direct connects from CLB outputs to adjacent IOBs. Direct interconnections of IOBs with CLBs are shown in Figure 13.

7

t : CLB LOGIC INPUTS CLB CONTROL INPUTS CLB Y OUTPUT CLB X OUTPUT

Figure 9: Design Editor Locations of interconnect access, CLB control inputs, logic inputs and outputs. The dot pattern represents the available programmable interconnection points (PIPs).

Some of the interconnect PIPs are directional.

ŧ

∑XILINX[®]

Product Obsolete or Under Obsolescence




Figure 10: FPGA General-Purpose Interconnect. Composed of a grid of metal segments that may be interconnected through switch matrices to form networks for CLB and IOB inputs and outputs.




Figure 11: Switch Matrix Interconnection Options for Each Pin.

Switch matrices on the edges are different.




Figure 12: CLB X and Y Outputs. The X and Y outputs of each CLB have single contact, direct access to inputs of adjacent CLBs



Special Configuration Functions

The configuration data includes control over several special functions in addition to the normal user logic functions and interconnect.

- Input thresholds
- Readback disable
- DONE pull-up resistor
- DONE timing
- RESET timing
- Oscillator frequency divided by two

Each of these functions is controlled by configuration data bits which are selected as part of the normal development system bitstream generation process.

Input Thresholds

Prior to the completion of configuration all FPGA input thresholds are TTL compatible. Upon completion of configuration, the input thresholds become either TTL or CMOS compatible as programmed. The use of the TTL threshold option requires some additional supply current for threshold shifting. The exception is the threshold of the PWRDWN input and direct clocks which always have a CMOS input. Prior to the completion of configuration the user I/O pins each have a high impedance pull-up. The configuration program can be used to enable the IOB pull-up resistors in the Operational mode to act either as an input load or to avoid a floating input on an otherwise unused pin.

Readback

The contents of a Field Programmable Gate Array may be read back if it has been programmed with a bitstream in which the Readback option has been enabled. Readback may be used for verification of configuration and as a method of determining the state of internal logic nodes during debugging. There are three options in generating the configuration bitstream.

- "Never" inhibits the Readback capability.
- "One-time," inhibits Readback after one Readback has been executed to verify the configuration.
- "On-command" allows unrestricted use of Readback.

Readback is accomplished without the use of any of the user I/O pins; only M0, M1 and CCLK are used. The initiation of Readback is produced by a Low to High transition of the M0/RTRIG (Read Trigger) pin. The CCLK input must then be driven by external logic to read back the configuration data. The first three Low-to-High CCLK transitions clock out dummy data. The subsequent Low-to-High CCLK transitions shift the data frame information out on the M1/RDATA (Read Data) pin. Note that the logic polarity is always inverted, a zero in configuration becomes a one in Readback, and vice versa. Note also that each Readback frame has one Start bit (read back as a one) but, unlike in

XC3000 Series Field Programmable Gate Arrays

configuration, each Readback frame has only one Stop bit (read back as a zero). The third leading dummy bit mentioned above can be considered the Start bit of the first frame. All data frames must be read back to complete the process and return the Mode Select and CCLK pins to their normal functions.

Readback data includes the current state of each CLB flip-flop, each input flip-flop or latch, and each device pad. These data are imbedded into unused configuration bit positions during Readback. This state information is used by the development system In-Circuit Verifier to provide visibility into the internal operation of the logic while the system is operating. To readback a uniform time-sample of all storage elements, it may be necessary to inhibit the system clock.

Reprogram

To initiate a re-programming cycle, the dual-function pin DONE/PROG must be given a High-to-Low transition. To reduce sensitivity to noise, the input signal is filtered for two cycles of the FPGA internal timing generator. When reprogram begins, the user-programmable I/O output buffers are disabled and high-impedance pull-ups are provided for the package pins. The device returns to the Clear state and clears the configuration memory before it indicates 'initialized'. Since this Clear operation uses chip-individual internal timing, the master might complete the Clear operation and then start configuration before the slave has completed the Clear operation. To avoid this problem, the slave INIT pins must be AND-wired and used to force a RESET on the master (see Figure 25). Reprogram control is often implemented using an external open-collector driver which pulls DONE/PROG Low. Once a stable request is recognized, the DONE/PROG pin is held Low until the new configuration has been completed. Even if the re-program request is externally held Low beyond the configuration period, the FPGA will begin operation upon completion of configuration.

DONE Pull-up

DONE/PROG is an open-drain I/O pin that indicates the FPGA is in the operational state. An optional internal pull-up resistor can be enabled by the user of the development system. The DONE/PROG pins of multiple FPGAs in a daisy-chain may be connected together to indicate all are DONE or to direct them all to reprogram.

DONE Timing

The timing of the DONE status signal can be controlled by a selection to occur either a CCLK cycle before, or after, the outputs going active. See Figure 22. This facilitates control of external functions such as a PROM enable or holding a system in a wait state.



Master Parallel Mode

In Master Parallel mode, the lead FPGA directly addresses an industry-standard byte-wide EPROM and accepts eight data bits right before incrementing (or decrementing) the address outputs.

The eight data bits are serialized in the lead FPGA, which then presents the preamble data (and all data that overflows the lead device) on the DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data, and also changes the EPROM address, until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next device in the daisy chain accepts data on the subsequent rising CCLK edge.




Figure 25: Master Parallel Mode Circuit Diagram

Product Obsolete or Under Obsolescence



XC3000 Series Field Programmable Gate Arrays

AND of several slave mode devices, a hold-off signal for a master mode device. After configuration this pin becomes a user-programmable I/O pin.

BCLKIN

This is a direct CMOS level input to the alternate clock buffer (Auxiliary Buffer) in the lower right corner.

XTL1

This user I/O pin can be used to operate as the output of an amplifier driving an external crystal and bias circuitry.

XTL2

This user I/O pin can be used as the input of an amplifier connected to an external crystal and bias circuitry. The I/O Block is left unconfigured. The oscillator configuration is activated by routing a net from the oscillator buffer symbol output and by the MakeBits program.

CS0, CS1, CS2, WS

These four inputs represent a set of signals, three active Low and one active High, that are used to control configuration-data entry in the Peripheral mode. Simultaneous assertion of all four inputs generates a Write to the internal data buffer. The removal of any assertion clocks in the D0-D7 data. In Master-Parallel mode, WS and CS2 are the A0 and A1 outputs. After configuration, these pins are user-programmable I/O pins.

RDY/BUSY

During Peripheral Parallel mode configuration this pin indicates when the chip is ready for another byte of data to be written to it. After configuration is complete, this pin becomes a user-programmed I/O pin.

RCLK

During Master Parallel mode configuration, each change on the A0-15 outputs is preceded by a rising edge on RCLK, a redundant output signal. After configuration is complete, this pin becomes a user-programmed I/O pin. This set of eight pins represents the parallel configuration byte for the parallel Master and Peripheral modes. After configuration is complete, they are user-programmed I/O pins.

A0-A15

D0-D7

During Master Parallel mode, these 16 pins present an address output for a configuration EPROM. After configuration, they are user-programmable I/O pins.

DIN

During Slave or Master Serial configuration, this pin is used as a serial-data input. In the Master or Peripheral configuration, this is the Data 0 input. After configuration is complete, this pin becomes a user-programmed I/O pin.

DOUT

During configuration this pin is used to output serial-configuration data to the DIN pin of a daisy-chained slave. After configuration is complete, this pin becomes a user-programmed I/O pin.

TCLKIN

This is a direct CMOS-level input to the global clock buffer. This pin can also be configured as a user programmable I/O pin. However, since TCLKIN is the preferred input to the global clock net, and the global clock net should be used as the primary clock source, this pin is usually the clock input to the chip.

Unrestricted User I/O Pins

I/O

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. All unrestricted I/O pins, plus the special pins mentioned on the following page, have a weak pull-up resistor that becomes active as soon as the device powers up, and stays active until the end of configuration.

Note: Before and during configuration, all outputs that are not used for the configuration process are 3-stated with a weak pull-up resistor.

Pin Functions During Configuration

Configuration Mode <m2:m1:m0></m2:m1:m0>			***			**									****			
SLAVE SERIAL <1:1:1>	MASTER- SERIAL <0:0:0>	PERIPH <1:0:1>	MASTER- HIGH <1:1:0>	MASTER- LOW <1:0:0>	44 PLCC	64 VQFP	68 PLCC	84 PLCC	84 PGA	100 PQFP	100 VQFP TQFP	132 PGA	144 TQFP	160 PQFP	175 PGA	176 TQFP	208 PQFP	User Function
POWR DWN (I)	POWER DWN (I)	POWER DWN (l)	POWER DWN (l)	POWER DWN (l)	7	17	10	12	B2	29	26	A1	1	159	B2	1	3	POWER DWN (1)
M1 (HIGH) (I)	M1 (LOW) (I)	M1 (LOW) (I)	M1 (HIGH) (I)	M1 (LOW) (I)	16	31	25	31	J2	52	49	B13	36	40	B14	45	48	RDATA
M0 (HIGH) (I)	M0 (LOW) (I)	M0 (HIGH) (I)	M0 (LOW) (I)	M0 (LOW) (I)	17	32	26	32	L1	54	51	A14	38	42	B15	47	50	RTRIG (I)
M2 (HIGH) (I)	M2 (LOW) (I)	M2 (HIGH) (I)	M2 (HIGH) (I)	M2 (HIGH) (I)	18	33	27	33	K2	56	53	C13	40	44	C15	49	56	1/0
HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	19	34	28	34	K3	57	54	B14	41	45	E14	50	57	I/O
LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	20	36	30	36	L3	59	56	D14	45	49	D16	54	61	I/O
INIT*	INIT*	INIT*	INIT*	INIT*	22	40	34	42	K6	65	62	G14	53	59	H15	65	77	I/O
GND	GND	GND	GND	GND	23	41	35	43	J6	66	63	H12	55	61	J14	67	79	GND
-					26	47	43	53	L11	76	73	M13	69	76	P15	85	100	XTL2 OR I/O
RESET (I)	RESET (I)	RESET (I)	RESET (I)	RESET (I)	27	48	44	54	K10	78	75	P14	71	78	R15	87	102	RESET (I)
DONE	DONE	DONE	DONE	DONE	28	49	45	55	J10	80	77	N13	73	80	R14	89	107	PROGRAM (I
BOILE	BOILE	DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	20	50	46	56	K11	81	78	M12	74	81	N13	90	109	I/O
		5,(.)	5,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	5,11,11 (1)	30	51	47	57	J11	82	79	P13	75	82	T14	91	110	XTL1 OR I/O
		DATA 6 (I)	DATA 6 (I)	DATA 6 (I)		52	48	58	H10	83	80	N11	78	86	P12	96	115	I/O
		DATA 5 (I)	DATA 5 (I)	DATA 5 (I)		53	49	60	F10	87	84	M9	84	92	T11	102	122	1/O
		CS0 (I)	Diffice (i)	D.11110 (1)		54	50	61	G10	88	85	N9	85	93	R10	103	123	1/O
		DATA 4 (I)	DATA 4 (I)	DATA 4 (I)		55	51	62	G11	89	86	N8	88	96	R9	108	128	1/O
		DATA 3 (I)	DATA 3 (I)	DATA 3 (I)		57	53	65	F11	92	89	N7	92	102	P8	112	132	1/O
		CS1 (I)	Diritito (i)	D/11/10 (1)		58	54	66	E11	93	90	P6	93	103	R8	113	133	I/O
		DATA 2 (I)	DATA 2 (I)	DATA 2 (I)		59	55	67	E10	94	91	M6	96	100	R7	118	138	1/O
		DATA 1 (I)	DATA 1 (I)	DATA 1 (I)		60	56	70	D10	98	95	M5	102	114	R5	124	145	1/O
		RDY/BUSY	RCLK	RCLK		61	57	71	C11	99	96	N4	102	115	P5	125	146	1/O
DIN (I)	DIN (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	38	62	58	72	B11	100	97	N2	105	119	R3	130	151	1/O
DOUT	DOUT	DOUT	DOUT	DOUT	39	63	59	73	C10	100	98	M3	100	120	N4	130	152	1/O
CCLK (I)	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (O)	40	64	59 60	73	A11	2	98	P1	107	120	R2	131	152	CCLK (I)
CCLK (I)	COLK (O)	WS (I)	A0	A0	40	1		74	B10		2	M2	111	121	P2	132	161	I/O
		CS2 (I)	AU A1	AU A1		2	61	75	B10 B9	5 6	2		112	124	M3	135		1/0
		C32 (I)	A1 A2	A1 A2		2	62 63	70	Б9 А10	8	5	N1 L2	112	125	P1	130	162 165	1/O
			A2 A3	A2 A3		4	64	78	A10 A9	° 9	6		115	120	N1	140	165	1/0
						4				9 12		L1	110					
			A15 A4	A15 A4		5	65 66	81 82	B6 B7	12	9 10	K1 J2	119	132 133	M1 L2	146 147	172 173	5 I/O
			A14 A5	A14 A5		6 7	67	83	A7 C7	14	11	H1 H2	123 124	136 137	K2 K1	150	178	I/O I/O
				A5 A13		9	68 2	84 2		15 17	12					151	179	1/0
			A13 A6	A13 A6		9 10	2	2	A6 A5	17 18	14 15	G2 G1	128 129	141	H2 H1	156 157	184 185	1/O 1/O
														142				1/0
			A12 A7	A12 A7		11 12	4 5	4 5	B5 C5	19 20	16 17	F2 E1	133 134	147 148	F2 E1	164 165	192 193	1/O 1/O
								-		-				-				1/0
			A11	A11		13	6	8	A3	23	20	D1	137	151	D1	169	199	
			A8	A8		14	7	9	A2	24	21	D2	138	152	C1	170	200	I/O
			A10	A10		15	8	10	B3	25	22	B1	141	155	E3	173	203	1/0
			A9	A9		16	9	11	A1	26	26	C2	142	156	C2	174	204	I/O
							X	N.										All Others
							X	X	Х	X					ļ			XC3x20A etc.
					Х	Х	Х	X	Х	X	X							XC3x30A etc.
								X	Х	Х	Х	Х	X		ļ			XC3x42A etc.
								X**				Х	Х		L			XC3x64A etc.
								X**					Х	Х	Х	Х	Х	XC3x90A etc.
Notes:							1	X**		1				Х	Х	1	Х	XC3195A

Generic I/O pins are not shown.

For a detailed description of the configuration modes, see page 25 through page 34.

For pinout details, see page 65 through page 76.

Represents a weak pull-up before and during configuration.

INIT is an open drain output during configuration.

(I) ** Represents an input.

Pin assignment for the XC3064A/XC3090A and XC3195A differ from those shown.

*** Peripheral mode and master parallel mode are not supported in the PC44 package. ****

Pin assignments for the XC3195A PQ208 differ from those shown.

Pin assignments of PGA Footprint PLCC sockets and PGA packages are not identical.

The information on this page is provided as a convenient summary. For detailed pin descriptions, see the preceding two pages.

Note: Before and during configuration, all outputs that are not used for the configuration process are 3-stated with a weak pull-up resistor.



XC3000A Switching Characteristics

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

XC3000A Operating Conditions

Symbol	Description	Min	Max	Units
V _{CC}	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
VIHT	High-level input voltage — TTL configuration	2.0	V _{CC}	V
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	V
V _{IHC}	High-level input voltage — CMOS configuration	70%	100%	V _{CC}
V _{ILC}	Low-level input voltage — CMOS configuration	0	20%	V _{CC}
T _{IN}	Input signal transition time		250	ns

Note: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

XC3000A DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}, V_{CC} \text{ min}$)	Commercial	3.86		V
V _{OL}	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Commercial		0.40	V
V _{OH}	High-level output voltage (@ I _{OH} = -4.0 mA, V _{CC} min)	Industrial	3.76		V
V _{OL}	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Industrial		0.40	V
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		V
I _{CCPD}	Power-down supply current (V _{CC(MAX)} @ T _{MAX}) 3020A 3030A 3042A 3064A 3090A			100 160 240 340 500	μΑ μΑ μΑ μΑ μΑ
I _{CCO}	Quiescent FPGA supply current in addition to I _{CCPD} Chip thresholds programmed as CMOS levels Chip thresholds programmed as TTL levels			500 10	μA μA
١ _{IL}	Input Leakage Current		-10	+10	μA
0	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
C _{IN}	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			16 20	pF pF
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0 V^3$		0.02	0.17	mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Low			3.4	mA

Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the FPGA device configured with a tie option.

 Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source may not exceed 100 mA per V_{CC} pin. The number of ground pins varies from the XC3020A to the XC3090A.

3. Not tested. Allow an undriven pin to float High. For any other purposes use an external pull-up.

XC3000L Absolute Maximum Ratings

Symbol	Description		Units
V _{CC}	Supply voltage relative to GND	-0.5 to +7.0	V
V _{IN}	Input voltage with respect to GND	–0.5 to V _{CC} +0.5	V
V _{TS}	Voltage applied to 3-state output	–0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
т	Junction temperature plastic	+125	°C
Т _Ј	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC3000L Global Buffer Switching Characteristics Guidelines

	Speed Grade	-8	
Description	Symbol	Max	Units
Global and Alternate Clock Distribution ¹			
Either: Normal IOB input pad through clock buffer			
to any CLB or IOB clock input	T _{PID}	9.0	ns
Or: Fast (CMOS only) input pad through clock			
buffer to any CLB or IOB clock input	T _{PIDC}	7.0	ns
TBUF driving a Horizontal Longline (L.L.) ¹			
I to L.L. while T is Low (buffer active)	т _ю	5.0	ns
T \downarrow to L.L. active and valid with single pull-up resistor	T _{ON}	12.0	ns
T↑ to L.L. High with single pull-up resistor	T _{PUS}	24.0	ns
BIDI			
Bidirectional buffer delay	T _{BIDI}	2.0	ns

Notes: 1. Timing is based on the XC3042A, for other devices see timing calculator.

2. The use of two pull-up resistors per Longline, available on other XC3000 devices, is not a valid option for XC3000L devices.

XC3000L CLB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.


		Sp	eed Grade	-	8	
	Description	S	ymbol	Min	Max	Units
Combinatorial Delay						
Logic Variables	A, B, C, D, E, to outputs X or Y FG Mode F and FGM Mode	1	T _{ILO}		6.7 7.5	ns ns
Sequential delay						
Clock k to outputs Clock k to outputs	X or Y when Q is returned	8	т _{ско}		7.5	ns
through function g	jenerators F or G to drive X or Y FG Mode F and FGM Mode		T _{QLO}		14.0 14.8	ns ns
Set-up time before clo	ck K					
Logic Variables	A, B, C, D, E FG Mode F and FGM Mode	2	Т _{ІСК}	5.0 5.8		ns ns
Data In Enable Clock	DI EC	4	T _{DICK} T _{ECCK}	5.0 6.0		ns
Hold Time after clock	<		LOOK			
Logic Variables Data In Enable Clock	A, B, C, D, E DI ² EC	3 5 7	Т _{СКІ} Т _{СКDI} Т _{СКЕС}	0 2.0 2.0		ns ns ns
Clock						
Clock High time Clock Low time Max. flip-flop togg	le rate	11 12	T _{CH} T _{CL} F _{CLK}	5.0 5.0 80.0		ns ns MHz
Reset Direct (RD)			OLIX			
RD width delay from RD to outputs X or Y		13 9	T _{RPW} T _{RIO}	7.0 7.0		ns ns
Global Reset (RESET RESET width (Low delay from RESE			T _{MRW} T _{MRQ}	16.0	23.0	ns ns

Notes: 1. Timing is based on the XC3042L, for other devices see timing calculator.

The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKDI}, #5) of any CLB on the same die.


∑XILINX[®]


XC3000L CLB Switching Characteristics Guidelines (continued)



XILINX[®]

XC3000L IOB Switching Characteristics Guidelines (continued)







XC3100A Switching Characteristics

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

XC3100A Operating Conditions

Symbol	Description	Min	Max	Units
V	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.25	5.25	V
V _{CC}	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
VIHT	High-level input voltage — TTL configuration	2.0	V _{CC}	V
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	V
VIHC	High-level input voltage — CMOS configuration	70%	100%	V _{CC}
V _{ILC}	Low-level input voltage — CMOS configuration	0	20%	V _{CC}
T _{IN}	Input signal transition time		250	ns

Note: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

XC3100A DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage (@ I _{OH} = -8.0 mA, V _{CC} min)	Commercial 3.86			V
V _{OL}	Low-level output voltage (@ I _{OL} = 8.0 mA, V _{CC} min)	Commercial		0.40	V
V _{OH}	High-level output voltage (@ I _{OH} = -8.0 mA, V _{CC} min)	Industrial	3.76		V
V _{OL}	Low-level output voltage (@ I _{OL} = 8.0 mA, V _{CC} min)	Industrial		0.40	V
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		V
I _{CCO}	Quiescent LCA supply current in addition to I _{CCPD} ¹ Chip thresholds programmed as CMOS levels Chip thresholds programmed as TTL levels			8 14	mA mA
١ _{IL}	Input Leakage Current		-10	+10	μΑ
C	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
C _{IN}	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		15 20	pF pF	
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0 V^3$		0.02	0.17	mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Low		0.20	2.80	mA


Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the LCA device configured with a tie option.

2. Total continuous output sink current may not exceed 100 mA per ground pin. The number of ground pins varies from two for the XC3120A in the PC84 package, to eight for the XC3195A in the PQ208 package.

3. Not tested. Allows an undriven pin to float High. For any other purpose, use an external pull-up.

∑XILINX[®]

XC3100L CLB Switching Characteristics Guidelines (continued)





XC3000 Series Pin Assignments

Xilinx offers the six different array sizes in the XC3000 families in a variety of surface-mount and through-hole package types, with pin counts from 44 to 208.

Each chip is offered in several package types to accommodate the available PC board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without the need for PC board changes.

Note that there is no perfect match between the number of bonding pads on the chip and the number of pins on a package. In some cases, the chip has more pads than there are pins on the package, as indicated by the information ("unused" pads) below the line in the following table. The IOBs of the unconnected pads can still be used as storage elements if the specified propagation delays and set-up times are acceptable.

In other cases, the chip has fewer pads than there are pins on the package; therefore, some package pins are not connected (n.c.), as shown above the line in the following table.

XC3000 Series 44-Pin PLCC Pinouts

XC3000A, XC3000L, and XC3100A families have identical pinouts

Pin No.	XC3030A
1	GND
2	I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	PWRDWN
8	TCLKIN-I/O
9	I/O
10	I/O
11	I/O
12	VCC
13	I/O
14	I/O
15	I/O
16	M1-RDATA
17	M0-RTRIG
18	M2-I/O
19	HDC-I/O
20	LDC-I/O
21	I/O
22	INIT-I/O

Pin No.	XC3030A
23	GND
24	I/O
25	I/O
26	XTL2(IN)-I/O
27	RESET
28	DONE-PGM
29	I/O
30	XTL1(OUT)-BCLK-I/O
31	I/O
32	I/O
33	I/O
34	VCC
35	I/O
36	I/O
37	I/O
38	DIN-I/O
39	DOUT-I/O
40	CCLK
41	I/O
42	I/O
43	I/O
44	I/O

Peripheral mode and Master Parallel mode are not supported in the PC44 package

∑XILINX[®]

XC3000 Series 64-Pin Plastic VQFP Pinouts

XC3000A, XC3000L, and XC3100A families have identical pinouts

Pin No.	XC3030A
1	A0-WS-I/O
2	A1-CS2-I/O
3	A2-I/O
4	A3-I/O
5	A4-I/O
6	A14-I/O
7	A5-I/O
8	GND
9	A13-I/O
10	A6-I/O
11	A12-I/O
12	A7-I/O
13	A11-I/O
14	A8-I/O
15	A10-I/O
16	A9-I/O
17	PWRDN
18	TCLKIN-I/O
19	I/O
20	I/O
21	I/O
22	I/O
23	I/O
24	VCC
25	I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	M1-RDATA
32	M0-RTRIG

Pin No.	XC3030A
33	M2-I/O
34	HDC-I/O
35	I/O
36	LDC-I/O
37	I/O
38	I/O
39	I/O
40	INIT-I/O
41	GND
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	XTAL2(IN)-I/O
48	RESET
49	DONE-PG
50	D7-I/O
51	XTAL1(OUT)-BCLKIN-I/O
52	D6-I/O
53	D5-I/O
54	CS0-I/O
55	D4-I/O
56	VCC
57	D3-I/O
58	CS1-I/O
59	D2-I/O
60	D1-I/O
61	RDY/BUSY-RCLK-I/O
62	D0-DIN-I/O
63	DOUT-I/O
64	CCLK

XC3000 Series 160-Pin PQFP Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

PQFP Pin Number	XC3064A, XC3090A, XC3195A						
1	I/O*	41	GND	81	D7-I/O	121	CCLK
2	I/O*	42	M0-RTRIG	82	XTL1-I/O-BCLKIN	122	VCC
3	I/O*	43	VCC	83	I/O*	123	GND
4	I/O	44	M2-I/O	84	I/O	124	A0-WS-I/O
5	I/O	45	HDC-I/O	85	I/O	125	A1-CS2-I/O
6	I/O	46	I/O	86	D6-I/O	126	I/O
7	I/O	47	I/O	87	I/O	127	I/O
8	I/O	48	I/O	88	I/O	128	A2-I/O
9	I/O	49	LDC-I/O	89	I/O	129	A3-I/O
10	I/O	50	I/O*	90	I/O	130	I/O
11	I/O	51	I/O*	91	I/O	131	I/O
12	I/O	52	I/O	92	D5-I/O	132	A15-I/O
13	I/O	53	I/O	93	CS0-I/O	133	A4-I/O
14	I/O	54	I/O	94	I/O*	134	I/O
15	I/O	55	I/O	95	I/O*	135	I/O
16	I/O	56	I/O	96	I/O	136	A14-I/O
17	I/O	57	I/O	97	I/O	137	A5-I/O
18	I/O	58	I/O	98	D4-I/O	138	I/O*
19	GND	59	INIT-I/O	99	I/O	139	GND
20	VCC	60	VCC	100	VCC	140	VCC
21	I/O*	61	GND	101	GND	141	A13-I/O
22	I/O	62	I/O	102	D3-I/O	142	A6-I/O
23	I/O	63	I/O	103	CS1-I/O	143	I/O*
24	I/O	64	I/O	104	I/O	144	I/O*
25	I/O	65	I/O	105	I/O	145	I/O
26	I/O	66	I/O	106	I/O*	146	I/O
27	I/O	67	I/O	107	I/O*	147	A12-I/O
28	I/O	68	I/O	108	D2-I/O	148	A7-I/O
29	I/O	69	I/O	109	I/O	149	I/O
30	I/O	70	I/O	110	I/O	150	I/O
31	I/O	71	I/O	111	I/O	151	A11-I/O
32	I/O	72	I/O	112	I/O	152	A8-I/O
33	I/O	73	I/O	113	I/O	153	I/O
34	I/O	74	I/O	114	D1-I/O	154	I/O
35	I/O	75	I/O*	115	RDY/BUSY-RCLK-I/O	155	A10-I/O
36	I/O	76	XTL2-I/O	116	I/O	156	A9-I/O
37	I/O	77	GND	117	I/O	157	VCC
38	I/O*	78	RESET	118	I/O*	158	GND
39	I/O*	79	VCC	119	D0-DIN-I/O	159	PWRDWN
40	M1-RDATA	80	DONE/PG	120	DOUT-I/O	160	TCLKIN-I/O

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed IOBs are default slew-rate limited.

* Indicates unconnected package pins (18) for the XC3064A.

XC3195A PQ208 Pinouts

Pin Description	PQ208	Pin Description	PQ208	Pin Description	PQ208	Pin Description	PQ208
A9-I/O	206	D0-DIN-I/O	154	I/O	102	I/O	48
A10-I/O	205	I/O	153	I/O	101	I/O	47
I/O	204	I/O	152	I/O	100	I/O	46
I/O	203	I/O	151	I/O	99	I/O	45
I/O	202	I/O	150	I/O	98	I/O	44
I/O	201	RDY/BUSY-RCLK-I/O	149	I/O	97	I/O	43
A8-I/O	200	D1-I/O	148	I/O	96	I/O	42
A11-I/O	199	I/O	147	I/O	95	I/O	41
I/O	198	I/O	146	I/O	94	I/O	40
I/O	197	I/O	145	I/O	93	I/O	39
I/O	196	I/O	144	I/O	92	I/O	38
I/O	194	I/O	141	I/O	89	I/O	37
A7-I/O	193	I/O	140	I/O	88	I/O	36
A12-I/O	192	I/O	139	I/O	87	I/O	35
I/O	191	D2-I/O	138	I/O	86	I/O	34
I/O	190	I/O	137	I/O	85	I/O	33
I/O	189	I/O	136	I/O	84	I/O	32
I/O	188	I/O	135	I/O	83	I/O	31
I/O	187	I/O	134	I/O	82	I/O	30
I/O	186	CS1-I/O	133	I/O	81	I/O	29
A6-I/O	185	D3-I/O	132	I/O	80	I/O	28
A13-I/O	184	GND	131	GND	79	VCC	27
VCC	183	VCC	130	VCC	78	GND	26
GND	182	I/O	129	INIT	77	I/O	25
I/O	181	D4-I/O	128	I/O	76	I/O	24
I/O	180	I/O	127	I/O	75	I/O	23
A5-I/O	179	I/O	126	I/O	74	I/O	22
A14-I/O	178	I/O	125	I/O	73	I/O	21
I/O	177	I/O	124	I/O	72	I/O	20
I/O	176	CS0-I/O	123	I/O	71	I/O	19
I/O	175	D5-I/O	122	I/O	70	I/O	18
I/O	174	I/O	121	I/O	69	I/O	17
A4-I/O	173	I/O	120	I/O	68	I/O	14
A15-I/O	172	I/O	119	I/O	67	I/O	13
I/O	171	I/O	118	I/O	66	I/O	12
I/O	169	I/O	117	I/O	63	I/O	11
I/O	168	I/O	116	I/O	62	I/O	10
I/O	167	I/O	115	I/O	61	I/O	9
A3-I/O	166	D6-I/O	114	I/O	60	I/O	8
A2-I/O	165	I/O	113	LDC-I/O	59	I/O	7
I/O	164	I/O	112	I/O	58	I/O	6
I/O	163	I/O	111	I/O	57	I/O	5
I/O	162	I/O	110	I/O	56	I/O	4
I/O	161	XTLX1(OUT)BCLKN-I/O	109	HDC-I/O	55	I/O	3
A1-CS2-I/O	160	D7-I/O	108	M2-I/O	54	TCLKIN-I/O	2
A0-WS-I/O	159	D/P	107	VCC	53	PWRDN	1
GND	158	VCC	106	M0-RTIG	52	GND	208
VCC	157	RESET	105	GND	51	VCC	207
CCLK	156	GND	104	M1/RDATA	50		
DOUT-I/O	155	XTL2(IN)-I/O	103	I/O	49		

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

In the PQ208 package, pins 15, 16, 64, 65, 90, 91, 142, 143, 170 and 195 are not connected. * In PQ208, XC3090A and XC3195A have different pinouts.

XILINX[®]