E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	144
Number of Logic Elements/Cells	·
Total RAM Bits	30784
Number of I/O	82
Number of Gates	3000
Voltage - Supply	4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc3042a-7vq100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

XC3000-Series Field Programmable Gate Arrays (FPGAs) provide a group of high-performance, high-density, digital integrated circuits. Their regular, extendable, flexible, user-programmable array architecture is composed of a configuration program store plus three types of configurable elements: a perimeter of I/O Blocks (IOBs), a core array of Configurable Logic Bocks (CLBs) and resources for interconnection. The general structure of an FPGA is shown in Figure 2. The development system provides schematic capture and auto place-and-route for design entry. Logic and timing simulation, and in-circuit emulation are available as design verification alternatives. The design editor is used for interactive design optimization, and to compile the data pattern that represents the configuration program.

The FPGA user logic functions and interconnections are determined by the configuration program data stored in internal static memory cells. The program can be loaded in any of several modes to accommodate various system requirements. The program data resides externally in an EEPROM, EPROM or ROM on the application circuit board, or on a floppy disk or hard disk. On-chip initialization logic provides for optional automatic loading of program data at power-up. The companion XC17XX Serial Configuration program storage in a one-time programmable package.

The XC3000 Field Programmable Gate Array families provide a variety of logic capacities, package styles, temperature ranges and speed grades.

XC3000 Series Overview

There are now four distinct family groupings within the XC3000 Series of FPGA devices:

- XC3000A Family
- XC3000L Family
- XC3100A Family
- XC3100L Family

All four families share a common architecture, development software, design and programming methodology, and also common package pin-outs. An extensive Product Description covers these common aspects.

Detailed parametric information for the XC3000A, XC3000L, XC3100A, and XC3100L product families is then provided. (The XC3000 and XC3100 families are not recommended for new designs.)

Here is a simple overview of those XC3000 products currently emphasized:

- XC3000A Family The XC3000A is an enhanced version of the basic XC3000 family, featuring additional interconnect resources and other user-friendly enhancements.
- XC3000L Family The XC3000L is identical in architecture and features to the XC3000A family, but operates at a nominal supply voltage of 3.3 V. The XC3000L is the right solution for battery-operated and low-power applications.
- XC3100A Family The XC3100A is a performance-optimized relative of the XC3000A family. While both families are bitstream and footprint compatible, the XC3100A family extends toggle rates to 370 MHz and in-system performance to over 80 MHz. The XC3100A family also offers one additional array size, the XC3195A.
- XC3100L Family The XC3100L is identical in architectures and features to the XC3100A family, but operates at a nominal supply voltage of 3.3V.

Figure 1 illustrates the relationships between the families. Compared to the original XC3000 family, XC3000A offers additional functionality and increased speed. The XC3000L family offers the same additional functionality, but reduced speed due to its lower supply voltage of 3.3 V. The XC3100A family offers substantially higher speed and higher density with the XC3195A.

New XC3000 Series Compared to Original XC3000 Family

For readers already familiar with the original XC3000 family of FPGAs, the major new features in the XC3000A, XC3000L, XC3100A, and XC3100L families are listed in this section.

All of these new families are upward-compatible extensions of the original XC3000 FPGA architecture. Any bitstream used to configure an XC3000 device will configure the corresponding XC3000A, XC3000L, XC3100A, or XC3100L device exactly the same way.

The XC3100A and XC3100L FPGA architectures are upward-compatible extensions of the XC3000A and XC3000L architectures. Any bitstream used to configure an XC3000A or XC3000L device will configure the corresponding XC3100A or XC3100L device exactly the same way.



Improvements in the XC3000A and XC3000L Families

The XC3000A and XC3000L families offer the following enhancements over the popular XC3000 family:

The XC3000A and XC3000L families have additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3000A and XC3000L devices check the bit-stream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all out-puts are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

Improvements in the XC3100A and XC3100L Families

Based on a more advanced CMOS process, the XC3100A and XC3100L families are architecturally-identical, performance-optimized relatives of the XC3000A and XC3000L families. While all families are footprint compatible, the XC3100A family extends achievable system performance beyond 85 MHz.




Figure 1: XC3000 FPGA Families

7

XILINX®




Figure 3: Static Configuration Memory Cell.

It is loaded with one bit of configuration program and controls one program selection in the Field Programmable Gate Array.

The memory cell outputs Q and \overline{Q} use ground and V_{CC} levels and provide continuous, direct control. The additional capacitive load together with the absence of address decoding and sense amplifiers provide high stability to the cell. Due to the structure of the configuration memory cells, they are not affected by extreme power-supply excursions or very high levels of alpha particle radiation. In reliability

XC3000 Series Field Programmable Gate Arrays

testing, no soft errors have been observed even in the presence of very high doses of alpha radiation.

The method of loading the configuration data is selectable. Two methods use serial data, while three use byte-wide data. The internal configuration logic utilizes framing information, embedded in the program data by the development system, to direct memory-cell loading. The serial-data framing and length-count preamble provide programming compatibility for mixes of various FPGA device devices in a synchronous, serial, daisy-chain fashion.

I/O Block

Each user-configurable IOB shown in Figure 4, provides an interface between the external package pin of the device and the internal user logic. Each IOB includes both registered and direct input paths. Each IOB provides a programmable 3-state output buffer, which may be driven by a registered or direct output signal. Configuration options allow each IOB an inversion, a controlled slew rate and a high impedance pull-up. Each input circuit also provides input clamping diodes to provide electrostatic protection, and circuits to inhibit latch-up produced by input currents.




Figure 4: Input/Output Block.

Each IOB includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active Low Latch Enable (Latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.



Configuration

Initialization Phase

An internal power-on-reset circuit is triggered when power is applied. When V_{CC} reaches the voltage at which portions of the FPGA device begin to operate (nominally 2.5 to 3 V), the programmable I/O output buffers are 3-stated and a high-impedance pull-up resistor is provided for the user I/O pins. A time-out delay is initiated to allow the power supply voltage to stabilize. During this time the power-down mode is inhibited. The Initialization state time-out (about 11 to 33 ms) is determined by a 14-bit counter driven by a self-generated internal timer. This nominal 1-MHz timer is subject to variations with process, temperature and power supply. As shown in Table 1, five configuration mode choices are available as determined by the input levels of three mode pins; M0, M1 and M2.

Table 1: Configuration Mode Choices

MO	M1	M2	CCLK	Mode	Data
0	0	0	output	Master	Bit Serial
0	0	1	output	Master	Byte Wide Addr. = 0000 up
0	1	0		reserved	—
0	1	1	output	Master	Byte Wide Addr. = FFFF down
1	0	0	—	reserved	—
1	0	1	output	Peripheral	Byte Wide
1	1	0	—	reserved	—
1	1	1	input	Slave	Bit Serial


XC3000 Series Field Programmable Gate Arrays

In Master configuration modes, the device becomes the source of the Configuration Clock (CCLK). The beginning of configuration of devices using Peripheral or Slave modes must be delayed long enough for their initialization to be completed. An FPGA with mode lines selecting a Master configuration mode extends its initialization state using four times the delay (43 to 130 ms) to assure that all daisy-chained slave devices, which it may be driving, will be ready even if the master is very fast, and the slave(s) very slow. Figure 20 shows the state sequences. At the end of Initialization, the device enters the Clear state where it clears the configuration memory. The active Low, open-drain initialization signal INIT indicates when the Initialization and Clear states are complete. The FPGA tests for the absence of an external active Low RESET before it makes a final sample of the mode lines and enters the Configuration state. An external wired-AND of one or more INIT pins can be used to control configuration by the assertion of the active-Low RESET of a master mode device or to signal a processor that the FPGAs are not yet initialized.

If a configuration has begun, a re-assertion of RESET for a minimum of three internal timer cycles will be recognized and the FPGA will initiate an abort, returning to the Clear state to clear the partially loaded configuration memory words. The FPGA will then resample RESET and the mode lines before re-entering the Configuration state.

During configuration, the XC3000A, XC3000L, XC3100A, and XC3100L devices check the bit-stream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

All User I/O Pins 3-Stated with High Impedance Pull-Up, HDC=High, LDC=Low





7-19



Configuration Timing

This section describes the configuration modes in detail.

Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. This puts the next data bit on the SPROM data output, connected to the DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.

The lead FPGA then presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that

DOUT changes on the falling CCLK edge, and the next device in the daisy-chain accepts data on the subsequent rising CCLK edge.

The SPROM <u>CE</u> input can be driven from either <u>LDC</u> or DONE. Using <u>LDC</u> avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but <u>LDC</u> is then restricted to be a permanently High user output. Using DONE also avoids contention on DIN, provided the early DONE option is invoked.




Figure 23: Master Serial Mode Circuit Diagram



Peripheral Mode

Peripheral mode uses the trailing edge of the logic AND condition of the CS0, CS1, CS2, and WS inputs to accept byte-wide data from a microprocessor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic. The lead FPGA presents the preamble data (and all data that overflows the lead device) on the DOUT pin.

The Ready/Busy output from the lead device acts as a handshake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again

when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. The length of the BUSY signal depends on the activity in the UART. If the shift register had been empty when the new byte was received, the BUSY signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the BUSY signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.




Figure 27: Peripheral Mode Circuit Diagram



Slave Serial Mode

In Slave Serial mode, an external signal drives the CCLK input(s) of the FPGA(s). The serial configuration bitstream must be available at the DIN input of the lead FPGA a short set-up time before each rising CCLK edge. The lead device then presents the preamble data (and all data that over-

flows the lead device) on its DOUT pin. There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next device in the daisy-chain accepts data on the subsequent rising CCLK edge.





Figure 29: Slave Serial Mode Circuit Diagram

7

Product Obsolete or Under Obsolescence

XC3000 Series Field Programmable Gate Arrays



	Description	Symbol	Min	Max	Units
	To DOUT	3 T _{CCO}		100	ns
CCLK	DIN setup DIN hold	1 T _{DCC} 2 T _{CCD}	60 0		ns ns
	High time Low time (Note 1) Frequency	4 T _{CCH} 5 T _{CCL} F _{CC}	0.05 0.05	5.0 10	μs μs MHz

Notes: 1. The max limit of CCLK Low time is caused by dynamic circuitry inside the FPGA.

2. Configuration must be delayed until the INIT of all FPGAs is High.

3. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >6- μ s High level on RESET, followed by a >6- μ s Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for the XC3000L).

Figure 30: Slave Serial Mode Programming Switching Characteristics

XILINX[®]



Dynamic Power Consumption

	XC3042A	XC3042L	XC3142A	
One CLB driving three local interconnects	0.25	0.17	0.25	mW per MHz
One global clock buffer and clock line	2.25	1.40	1.70	mW per MHz
One device output with a 50 pF load	1.25	1.25	1.25	mW per MHz

Power Consumption

The Field Programmable Gate Array exhibits the low power consumption characteristic of CMOS ICs. For any design, the configuration option of TTL chip input threshold requires power for the threshold reference. The power required by the static memory cells that hold the configuration data is very low and may be maintained in a power-down mode.

Typically, most of power dissipation is produced by external capacitive loads on the output buffers. This load and frequency dependent power is 25 μ W/pF/MHz per output. Another component of I/O power is the external dc loading on all output pins.

Internal power dissipation is a function of the number and size of the nodes, and the frequency at which they change. In an FPGA, the fraction of nodes changing on a given clock is typically low (10-20%). For example, in a long binary counter, the total activity of all counter flip-flops is equivalent to that of only two CLB outputs toggling at the clock frequency. Typical global clock-buffer power is between 2.0 mW/MHz for the XC3020A and 3.5 mW/MHz for the XC3090A. The internal capacitive load is more a function of interconnect than fan-out. With a typical load of three general interconnect segments, each CLB output requires about 0.25 mW per MHz of its output frequency.

Because the control storage of the FPGA is CMOS static memory, its cells require a very low standby current for data retention. In some systems, this low data retention current characteristic can be used as a method of preserving configurations in the event of a primary power loss. The FPGA has built in powerdown logic which, when activated, will disable normal operation of the device and retain only the configuration data. All internal operation is suspended and output buffers are placed in their high-impedance state with no pull-ups. Different from the XC3000 family which can be powered down to a current consumption of a few micro-amps, the XC3100A draws 5 mA, even in power-down. This makes power-down operation less meaningful. In contrast, I_{CCPD} for the XC3000L is only 10 μ A.

To force the FPGA into the Powerdown state, the user must pull the PWRDWN pin Low and continue to supply a retention voltage to the V_{CC} pins. When normal power is restored, V_{CC} is elevated to its normal operating voltage and PWRDWN is returned to a High. The FPGA resumes operation with the same internal sequence that occurs at the conclusion of configuration. Internal-I/O and logic-block storage elements will be reset, the outputs will become enabled and the DONE/PROG pin will be released.

When V_{CC} is shut down or disconnected, some power might unintentionally be supplied from an incoming signal driving an I/O pin. The conventional electrostatic input protection is implemented with diodes to the supply and ground. A positive voltage applied to an input (or output) will cause the positive protection diode to conduct and drive the V_{CC} connection. This condition can produce invalid power conditions and should be avoided. A large series resistor might be used to limit the current or a bipolar buffer may be used to isolate the input signal.

Pin Descriptions

Permanently Dedicated Pins

V_{CC}

Two to eight (depending on package type) connections to the positive V supply voltage. All must be connected.

GND

Two to eight (depending on package type) connections to ground. All must be connected.

PWRDWN

A Low on this CMOS-compatible input stops all internal activity, but retains configuration. All flip-flops and latches are reset, all outputs are 3-stated, and all inputs are interpreted as High, independent of their actual level. When PWDWN returns High, the FPGA becomes operational with DONE Low for two cycles of the internal 1-MHz clock. Before and during configuration, PWRDWN must be High. If not used, PWRDWN must be tied to V_{CC} .

RESET

This is an active Low input which has three functions.

Prior to the start of configuration, a Low input will delay the start of the configuration process. An internal circuit senses the application of power and begins a minimal time-out cycle. When the time-out and RESET are complete, the levels of the M lines are sampled and configuration begins.

If RESET is asserted during a configuration, the FPGA is re-initialized and restarts the configuration at the termination of RESET.

If RESET is asserted after configuration is complete, it provides a global asynchronous RESET of all IOB and CLB storage elements of the FPGA.

CCLK

During configuration, Configuration Clock is an output of an FPGA in Master mode or Peripheral mode, but an input in Slave mode. During Readback, CCLK is a clock input for shifting configuration data out of the FPGA.

CCLK drives dynamic circuitry inside the FPGA. The Low time may, therefore, not exceed a few microseconds. When used as an input, CCLK must be "parked High". An internal pull-up resistor maintains High when the pin is not being driven.

DONE/PROG (D/P)

DONE is an open-drain output, configurable with or without an internal pull-up resistor of 2 to 8 k Ω . At the completion of configuration, the FPGA circuitry becomes active in a synchronous order; DONE is programmed to go active High one cycle either before or after the outputs go active. Once configuration is done, a High-to-Low transition of this pin will cause an initialization of the FPGA and start a reconfiguration.

M0/RTRIG

As Mode 0, this input is sampled on power-on to determine the power-on delay (2¹⁴ cycles if M0 is High, 2¹⁶ cycles if M0 is Low). Before the start of configuration, this input is again sampled together with M1, M2 to determine the configuration mode to be used.

A Low-to-High input transition, after configuration is complete, acts as a Read Trigger and initiates a Readback of configuration and storage-element data clocked by CCLK. By selecting the appropriate Readback option when generating the bitstream, this operation may be limited to a single Readback, or be inhibited altogether.

M1/RDATA

As Mode 1, this input and M0, M2 are sampled before the start of configuration to establish the configuration mode to be used. If Readback is never used, M1 can be tied directly to ground or V_{CC} . If Readback is ever used, M1 must use a 5-k Ω resistor to ground or V_{CC} , to accommodate the RDATA output.

As an active-Low Read Data, after configuration is complete, this pin is the output of the Readback data.

User I/O Pins That Can Have Special Functions

M2

During configuration, this input has a weak pull-up resistor. Together with M0 and M1, it is sampled before the start of configuration to establish the configuration mode to be used. After configuration, this pin is a user-programmable I/O pin.

HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

LDC

During Configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin. LDC is particularly useful in Master mode as a Low enable for an EPROM, but it must then be programmed as a High after configuration.

INIT

This is an active Low open-drain output with a weak pull-up and is held Low during the power stabilization and internal clearing of the configuration memory. It can be used to indicate status to a configuring microprocessor or, as a wired



XC3000A Switching Characteristics

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

XC3000A Operating Conditions

Symbol	Description	Min	Max	Units
V _{CC}	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
VIHT	High-level input voltage — TTL configuration	2.0	V _{CC}	V
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	V
V _{IHC}	High-level input voltage — CMOS configuration	70%	100%	V _{CC}
V _{ILC}	Low-level input voltage — CMOS configuration	0	20%	V _{CC}
T _{IN}	Input signal transition time		250	ns

Note: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

XC3000A DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}, V_{CC} \text{ min}$)	Commercial	3.86		V
V _{OL}	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Commercial		0.40	V
V _{OH}	High-level output voltage (@ I _{OH} = -4.0 mA, V _{CC} min)	Industrial	3.76		V
V _{OL}	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Industrial		0.40	V
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		V
I _{CCPD}	Power-down supply current (V _{CC(MAX)} @ T _{MAX})	3020A 3030A 3042A 3064A 3090A		100 160 240 340 500	μΑ μΑ μΑ μΑ μΑ
I _{CCO}	Quiescent FPGA supply current in addition to I _{CCPD} Chip thresholds programmed as CMOS levels Chip thresholds programmed as TTL levels			500 10	μA μA
١ _{IL}	Input Leakage Current		-10	+10	μA
0	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
C _{IN}	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			16 20	pF pF
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0 V^3$		0.02	0.17	mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Low			3.4	mA

Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the FPGA device configured with a tie option.

 Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source may not exceed 100 mA per V_{CC} pin. The number of ground pins varies from the XC3020A to the XC3090A.

3. Not tested. Allow an undriven pin to float High. For any other purposes use an external pull-up.

XC3000A Absolute Maximum Ratings

Symbol	Description		Units
V _{CC}	Supply voltage relative to GND	-0.5 to +7.0	V
V _{IN}	Input voltage with respect to GND	–0.5 to V _{CC} +0.5	V
V _{TS}	Voltage applied to 3-state output	–0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
т	Junction temperature plastic	+125	°C
Τ _J	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC3000A Global Buffer Switching Characteristics Guidelines

	Speed Grade	-7	-6	
Description	Symbol	Max	Max	Units
Global and Alternate Clock Distribution ¹				
Either: Normal IOB input pad through clock buffer				
to any CLB or IOB clock input	T _{PID}	7.5	7.0	ns
Or: Fast (CMOS only) input pad through clock				
buffer to any CLB or IOB clock input	T _{PIDC}	6.0	5.7	ns
TBUF driving a Horizontal Longline (L.L.) ¹				
I to L.L. while T is Low (buffer active)	Τ _{ΙΟ}	4.5	4.0	ns
$T \downarrow$ to L.L. active and valid with single pull-up resistor	T _{ON}	9.0	8.0	ns
$T \downarrow$ to L.L. active and valid with pair of pull-up resistors	T _{ON}	11.0	10.0	ns
T [↑] to L.L. High with single pull-up resistor	T _{PUS}	16.0	14.0	ns
T↑ to L.L. High with pair of pull-up resistors	T _{PUF}	10.0	8.0	ns
BIDI				
Bidirectional buffer delay	T _{BIDI}	1.7	1.5	ns

Note: 1. Timing is based on the XC3042A, for other devices see timing calculator.

XILINX[®]



XC3000L IOB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

		Sp	eed Grade	-	8	
Des	scription	S	ymbol	Min	Max	Units
Propagation Delays (Input)						
Pad to Direct In (I)		3	T _{PID}		5.0	ns
Pad to Registered In (Q) with la	tch transparent		T _{PTG}		24.0	ns
Clock (IK) to Registered In (Q)		4	T _{IKRI}		6.0	ns
Set-up Time (Input)						
Pad to Clock (IK) set-up time		1	T _{PICK}	22.0		ns
Propagation Delays (Output)						
Clock (OK) to Pad	(fast)	7	T _{OKPO}		12.0	ns
same	(slew rate limited)	7	T _{OKPO}		28.0	ns
Output (O) to Pad	(fast)	10	T _{OPF}		9.0	ns
same	(slew-rate limited)	10	T _{OPS}		25.0	ns
3-state to Pad begin hi-Z	(fast)	9	T _{TSHZ}		12.0	ns
same	(slew-rate limited)	9	T _{TSHZ}		28.0	ns
3-state to Pad active and valid	(fast)	8	T _{TSON}		16.0	ns
same	(slew -rate limited)	8	T _{TSON}		32.0	ns
Set-up and Hold Times (Output)						
Output (O) to clock (OK) set-up	time	5	Тоок	12.0		ns
Output (O) to clock (OK) hold tin	me	6	Т _{око}	0		ns
Clock						
Clock High time		11	T _{IOH}	5.0		ns
Clock Low time		12	T _{IOL}	5.0		ns
Max. flip-flop toggle rate			F _{CLK}	80.0		MHz
Global Reset Delays (based on XC	:3042L)					
RESET Pad to Registered In	(Q)	13	T _{RRI}		25.0	ns
RESET Pad to output pad	(fast)	15	T _{RPO}		35.0	ns
	(slew-rate limited)	15	T _{RPO}		51.0	ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output rise/fall times are approximately four times longer.

2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.

3. Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.

4. T_{PID}, T_{PTG}, and T_{PICK} are 3 ns higher for XTL2 when the pin is configured as a user input.



XC3100A Switching Characteristics

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

XC3100A Operating Conditions

Symbol	Description	Min	Max	Units
V	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.25	5.25	V
V _{CC}	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
VIHT	High-level input voltage — TTL configuration	2.0	V _{CC}	V
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	V
VIHC	High-level input voltage — CMOS configuration	70%	100%	V _{CC}
V _{ILC}	Low-level input voltage — CMOS configuration	0	20%	V _{CC}
T _{IN}	Input signal transition time		250	ns

Note: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

XC3100A DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage (@ I _{OH} = -8.0 mA, V _{CC} min)	Commercial	3.86		V
V _{OL}	Low-level output voltage (@ I _{OL} = 8.0 mA, V _{CC} min)	Commercial		0.40	V
V _{OH}	High-level output voltage (@ I _{OH} = -8.0 mA, V _{CC} min)	Industrial	3.76		V
V _{OL}	Low-level output voltage (@ I _{OL} = 8.0 mA, V _{CC} min)	Industrial		0.40	V
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		V
I _{CCO}	Quiescent LCA supply current in addition to I _{CCPD} ¹ Chip thresholds programmed as CMOS levels Chip thresholds programmed as TTL levels			8 14	mA mA
١ _{IL}	Input Leakage Current		-10	+10	μΑ
C	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			-10 +10 10 15	pF pF
C _{IN}	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			15 20	pF pF
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0 V^3$		0.02	0.17	mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Low		0.20	2.80	mA


Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the LCA device configured with a tie option.

2. Total continuous output sink current may not exceed 100 mA per ground pin. The number of ground pins varies from two for the XC3120A in the PC84 package, to eight for the XC3195A in the PQ208 package.

3. Not tested. Allows an undriven pin to float High. For any other purpose, use an external pull-up.

XILINX[®]

XC3100A CLB Switching Characteristics Guidelines (continued)





XC3100L Switching Characteristics

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

XC3100L Operating Conditions

Symbol	Description	Min	Max	Units
V _{CC}	Supply voltage relative to GND Commercial 0°C to +85°C junction	3.0	3.6	V
VIH	High-level input voltage	2.0	V _{CC} + 0.3	V
VIL	Low-level input voltage	-0.3	0.8	V
T _{IN}	Input signal transition time		250	ns

Notes: 1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C. 2. Although the present (1996) devices operate over the full supply voltage range from 3.0 V to 5.25 V, Xilinx reserves the right to restrict operation to the 3.0 and 3.6 V range later, when smaller device geometries might preclude operation @ 5 V. Operating conditions are guaranteed in the $3.0 - 3.6 \vee V_{CC}$ range.

XC3100L DC Characteristics Over Operating Conditions

Symbol	Description	Min	Max	Units
V	High-level output voltage (@ I _{OH} = -4.0 mA, V _{CC} min)	2.4		V
V _{OH}	High-level output voltage (@ I _{OH} = -100.0 μA, V _{CC} min)	V _{CC} -0.2		V
V	Low-level output voltage (@ I _{OH} = 4.0 mA, V _{CC} min)		0.40	V
V _{OL}	Low-level output voltage (@ I _{OH} = +100.0 µA, V _{CC} min)		0.2	V
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)	2.30		V
I _{CCO}	Quiescent FPGA supply current		1.5	mA
	Chip thresholds programmed as CMOS levels ¹			
IIL	Input Leakage Current	-10	+10	μΑ
	Input capacitance			
C	(sample tested)			
C _{IN}	All pins except XTL1 and XTL2		10	pF
	XTL1 and XTL2		15	pF
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0 V^3$	0.02	0.17	mA
I _{RLL}	Horizontal long line pull-up (when selected) @ logic Low	0.20	2.80	mA

Notes: 1. With no output current loads, no active input or long line pull-up resistors, all package pins at V_{CC} or GND, and the FPGA configured with a tie option.

2. Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source current may not exceed 100 mA per V_{CC} pin. The number of ground pins varies from the XC3142L to the XC3190L. 3. Not tested. Allows undriven pins to float High. For any other purpose, use an external pull-up.

∑XILINX[®]

XC3000 Series 64-Pin Plastic VQFP Pinouts

XC3000A, XC3000L, and XC3100A families have identical pinouts

Pin No.	XC3030A
1	A0-WS-I/O
2	A1-CS2-I/O
3	A2-I/O
4	A3-I/O
5	A4-I/O
6	A14-I/O
7	A5-I/O
8	GND
9	A13-I/O
10	A6-I/O
11	A12-I/O
12	A7-I/O
13	A11-I/O
14	A8-I/O
15	A10-I/O
16	A9-I/O
17	PWRDN
18	TCLKIN-I/O
19	I/O
20	I/O
21	I/O
22	I/O
23	I/O
24	VCC
25	I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	M1-RDATA
32	M0-RTRIG

Pin No.	XC3030A
33	M2-I/O
34	HDC-I/O
35	I/O
36	LDC-I/O
37	I/O
38	I/O
39	I/O
40	INIT-I/O
41	GND
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	XTAL2(IN)-I/O
48	RESET
49	DONE-PG
50	D7-I/O
51	XTAL1(OUT)-BCLKIN-I/O
52	D6-I/O
53	D5-I/O
54	CS0-I/O
55	D4-I/O
56	VCC
57	D3-I/O
58	CS1-I/O
59	D2-I/O
60	D1-I/O
61	RDY/BUSY-RCLK-I/O
62	D0-DIN-I/O
63	DOUT-I/O
64	CCLK



XC3000 Series 100-Pin QFP Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

Pin	No.	XC3020A	Pin	No.	XC3020A	Pin	No.	XC3020A
PQFP	TQFP VQFP	XC3030A XC3042A	PQFP	TQFP VQFP	XC3030A XC3042A	PQFP	TQFP VQFP	XC3030A XC3042A
16	13	GND	50	47	I/O*	84	81	I/O*
17	14	A13-I/O	51	48	I/O*	85	82	I/O*
18	15	A6-I/O	52	49	M1-RD	86	83	I/O
19	16	A12-I/O	53	50	GND*	87	84	D5-I/O
20	17	A7-I/O	54	51	MO-RT	88	85	CS0-I/O
21	18	I/O*	55	52	VCC*	89	86	D4-I/O
22	19	I/O*	56	53	M2-I/O	90	87	I/O
23	20	A11-I/O	57	54	HDC-I/O	91	88	VCC
24	21	A8-I/O	58	55	I/O	92	89	D3-I/O
25	22	A10-I/O	59	56	LDC-I/O	93	90	CS1-I/O
26	23	A9-I/O	60	57	I/O*	94	91	D2-I/O
27	24	VCC*	61	58	I/O*	95	92	I/O
28	25	GND*	62	59	I/O	96	93	I/O*
29	26	PWRDN	63	60	I/O	97 94		I/O*
30	27	TCLKIN-I/O	64	61	I/O	98	95	D1-I/O
31	28	I/O**	65	62	INIT-I/O	99	96	RDY/BUSY-RCLK-I/O
32	29	I/O*	66	63	GND	100	97	DO-DIN-I/O
33	30	I/O*	67	64	I/O	1	98	DOUT-I/O
34	31	I/O	68	65	I/O	2	99	CCLK
35	32	I/O	69	66	I/O	3	100	VCC*
36	33	I/O	70	67	I/O	4	1	GND*
37	34	I/O	71	68	I/O	5	2	AO-WS-I/O
38	35	I/O	72	69	I/O	6	3	A1-CS2-I/O
39	36	I/O	73	70	I/O	7	4	I/O**
40	37	I/O	74	71	I/O*	8	5	A2-I/O
41	38	VCC	75	72	I/O*	9	6	A3-I/O
42	39	I/O	76	73	XTL2-I/O	10	7	I/O*
43	40	I/O	77	74	GND*	11	8	I/O*
44	41	I/O	78	75	RESET	12	9	A15-I/O
45	42	I/O	79	76	VCC*	13	10	A4-I/O
46	43	I/O	80	77	DONE-PG	14	11	A14-I/O
47	44	I/O	81	78	D7-I/O	15	12	A5-I/O
48	45	I/O	82	79	BCLKIN-XTL1-I/O			
49	46	I/O	83	80	D6-I/O			

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

* This table describes the pinouts of three different chips in three different packages. The pin-description column lists 100 of the 118 pads on the XC3042A that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not exist on the XC3030A, which has 98 pads; therefore the corresponding pins have no connections. Twenty-six pads, indicated by single or double asterisks, do not exist on the XC3020A, which has 74 pads; therefore, the corresponding pins have no connections. (See table on page 65.)

XC3195A PQ208 Pinouts

Pin Description	PQ208	Pin Description	PQ208	Pin Description	PQ208	Pin Description	PQ208
A9-I/O	206	D0-DIN-I/O	154	I/O	102	I/O	48
A10-I/O	205	I/O	153	I/O	101	I/O	47
I/O	204	I/O	152	I/O	100	I/O	46
I/O	203	I/O	151	I/O	99	I/O	45
I/O	202	I/O	150	I/O	98	I/O	44
I/O	201	RDY/BUSY-RCLK-I/O	149	I/O	97	I/O	43
A8-I/O	200	D1-I/O	148	I/O	96	I/O	42
A11-I/O	199	I/O	147	I/O	95	I/O	41
I/O	198	I/O	146	I/O	94	I/O	40
I/O	197	I/O	145	I/O	93	I/O	39
I/O	196	I/O	144	I/O	92	I/O	38
I/O	194	I/O	141	I/O	89	I/O	37
A7-I/O	193	I/O	140	I/O	88	I/O	36
A12-I/O	192	I/O	139	I/O	87	I/O	35
I/O	191	D2-I/O	138	I/O	86	I/O	34
I/O	190	I/O	137	I/O	85	I/O	33
I/O	189	I/O	136	I/O	84	I/O	32
I/O	188	I/O	135	I/O	83	I/O	31
I/O	187	I/O	134	I/O	82	I/O	30
I/O	186	CS1-I/O	133	I/O	81	I/O	29
A6-I/O	185	D3-I/O	132	I/O	80	I/O	28
A13-I/O	184	GND	131	GND	79	VCC	27
VCC	183	VCC	130	VCC	78	GND	26
GND	182	I/O	129	INIT	77	I/O	25
I/O	181	D4-I/O	128	I/O	76	I/O	24
I/O	180	I/O	127	I/O	75	I/O	23
A5-I/O	179	I/O	126	I/O	74	I/O	22
A14-I/O	178	I/O	125	I/O	73	I/O	21
I/O	177	I/O	124	I/O	72	I/O	20
I/O	176	CS0-I/O	123	I/O	71	I/O	19
I/O	175	D5-I/O	122	I/O	70	I/O	18
I/O	174	I/O	121	I/O	69	I/O	17
A4-I/O	173	I/O	120	I/O	68	I/O	14
A15-I/O	172	I/O	119	I/O	67	I/O	13
I/O	171	I/O	118	I/O	66	I/O	12
I/O	169	I/O	117	I/O	63	I/O	11
I/O	168	I/O	116	I/O	62	I/O	10
I/O	167	I/O	115	I/O	61	I/O	9
A3-I/O	166	D6-I/O	114	I/O	60	I/O	8
A2-I/O	165	I/O	113	LDC-I/O	59	I/O	7
I/O	164	I/O	112	I/O	58	I/O	6
I/O	163	I/O	111	I/O	57	I/O	5
I/O	162	I/O	110	I/O	56	I/O	4
I/O	161	XTLX1(OUT)BCLKN-I/O	109	HDC-I/O	55	I/O	3
A1-CS2-I/O	160	D7-I/O	108	M2-I/O	54	TCLKIN-I/O	2
A0-WS-I/O	159	D/P	107	VCC	53	PWRDN	1
GND	158	VCC	106	M0-RTIG	52	GND	208
VCC	157	RESET	105	GND	51	VCC	207
CCLK	156	GND	104	M1/RDATA	50		
DOUT-I/O	155	XTL2(IN)-I/O	103	I/O	49		

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

In the PQ208 package, pins 15, 16, 64, 65, 90, 91, 142, 143, 170 and 195 are not connected. * In PQ208, XC3090A and XC3195A have different pinouts.

XILINX[®]


Pins	44	64	68	8	4		100		13	32	144	160	17	75	176	208
Туре	Plast. PLCC	Plast. VQFP	Plast. PLCC	Plast. PLCC	Cer. PGA	Plast. PQFP	Plast. TQFP	Plast. VQFP	Plast. PGA	Cer. PGA	Plast. TQFP	Plast. PQFP	Plast. PGA	Cer. PGA	Plast. TQFP	Plast. PQFP
Code	PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	PP132	PG132	TQ144	PQ160	PP175	PG175	TQ176	PQ208
XC3142L				С				С			С					
AG3142L				С				С			С					
XC24001				С							С				С	
XC3190L				С							С				С	

C = Commercial, $T_J = 0^\circ$ to +85°C Notes: I = Industrial, $T_J = -40^\circ$ to +100°C

Number of Available I/O Pins

			Number of Package Pins									
	Max I/O	44	64	68	84	100	132	144	160	175	176	208
XC3020A/XC3120A	64			58	64	64						
XC3030A/XC3130A	80	34	54	58	74	80						
XC3042A/3142A	96				74	82	96	96				
XC2064A/XC3164A	120				70		110	120	120			
XC3090A/XC3190A	144				70			122	138	144	144	144
XC3195A	176				70				138	144		176

Ordering Information



Revision History

Date	Revision
11/98	Revised version number to 3.1, removed XC3100A-5 obsolete packages.

XILINX[®]