E·XFL

AMD Xilinx - XC3142A-3PQ100C Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	144
Number of Logic Elements/Cells	-
Total RAM Bits	30784
Number of I/O	82
Number of Gates	3000
Voltage - Supply	4.25V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc3142a-3pq100c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

XC3000-Series Field Programmable Gate Arrays (FPGAs) provide a group of high-performance, high-density, digital integrated circuits. Their regular, extendable, flexible, user-programmable array architecture is composed of a configuration program store plus three types of configurable elements: a perimeter of I/O Blocks (IOBs), a core array of Configurable Logic Bocks (CLBs) and resources for interconnection. The general structure of an FPGA is shown in Figure 2. The development system provides schematic capture and auto place-and-route for design entry. Logic and timing simulation, and in-circuit emulation are available as design verification alternatives. The design editor is used for interactive design optimization, and to compile the data pattern that represents the configuration program.

The FPGA user logic functions and interconnections are determined by the configuration program data stored in internal static memory cells. The program can be loaded in any of several modes to accommodate various system requirements. The program data resides externally in an EEPROM, EPROM or ROM on the application circuit board, or on a floppy disk or hard disk. On-chip initialization logic provides for optional automatic loading of program data at power-up. The companion XC17XX Serial Configuration program storage in a one-time programmable package.

The XC3000 Field Programmable Gate Array families provide a variety of logic capacities, package styles, temperature ranges and speed grades.

XC3000 Series Overview

There are now four distinct family groupings within the XC3000 Series of FPGA devices:

- XC3000A Family
- XC3000L Family
- XC3100A Family
- XC3100L Family

All four families share a common architecture, development software, design and programming methodology, and also common package pin-outs. An extensive Product Description covers these common aspects.

Detailed parametric information for the XC3000A, XC3000L, XC3100A, and XC3100L product families is then provided. (The XC3000 and XC3100 families are not recommended for new designs.)

Here is a simple overview of those XC3000 products currently emphasized:

- XC3000A Family The XC3000A is an enhanced version of the basic XC3000 family, featuring additional interconnect resources and other user-friendly enhancements.
- XC3000L Family The XC3000L is identical in architecture and features to the XC3000A family, but operates at a nominal supply voltage of 3.3 V. The XC3000L is the right solution for battery-operated and low-power applications.
- XC3100A Family The XC3100A is a performance-optimized relative of the XC3000A family. While both families are bitstream and footprint compatible, the XC3100A family extends toggle rates to 370 MHz and in-system performance to over 80 MHz. The XC3100A family also offers one additional array size, the XC3195A.
- XC3100L Family The XC3100L is identical in architectures and features to the XC3100A family, but operates at a nominal supply voltage of 3.3V.

Figure 1 illustrates the relationships between the families. Compared to the original XC3000 family, XC3000A offers additional functionality and increased speed. The XC3000L family offers the same additional functionality, but reduced speed due to its lower supply voltage of 3.3 V. The XC3100A family offers substantially higher speed and higher density with the XC3195A.

New XC3000 Series Compared to Original XC3000 Family

For readers already familiar with the original XC3000 family of FPGAs, the major new features in the XC3000A, XC3000L, XC3100A, and XC3100L families are listed in this section.

All of these new families are upward-compatible extensions of the original XC3000 FPGA architecture. Any bitstream used to configure an XC3000 device will configure the corresponding XC3000A, XC3000L, XC3100A, or XC3100L device exactly the same way.

The XC3100A and XC3100L FPGA architectures are upward-compatible extensions of the XC3000A and XC3000L architectures. Any bitstream used to configure an XC3000A or XC3000L device will configure the corresponding XC3100A or XC3100L device exactly the same way.



Configurable Logic Block

The array of CLBs provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. For example, the XC3020A has 64 such blocks arranged in 8 rows and 8 columns. The development system is used to compile the configuration data which is to be loaded into the internal configuration memory to define the operation and interconnection of each block. User definition of CLBs and their interconnecting networks may be done by automatic translation from a schematic-capture logic diagram or optionally by installing library or user macros.

Each CLB has a combinatorial logic section, two flip-flops, and an internal control section. See Figure 5. There are: five logic inputs (A, B, C, D and E); a common clock input (K); an asynchronous direct RESET input (RD); and an enable clock (EC). All may be driven from the interconnect resources adjacent to the blocks. Each CLB also has two outputs (X and Y) which may drive interconnect networks.

Data input for either flip-flop within a CLB is supplied from the function F or G outputs of the combinatorial logic, or the block input, DI. Both flip-flops in each CLB share the asynchronous RD which, when enabled and High, is dominant over clocked inputs. <u>All flip-flops</u> are reset by the active-Low chip input, RESET, or during the configuration process. The flip-flops share the enable clock (EC) which, when Low, recirculates the flip-flops' present states and inhibits response to the data-in or combinatorial function inputs on a CLB. The user may enable these control inputs and select their sources. The user may also select the clock net input (K), as well as its active sense within each CLB. This programmable inversion eliminates the need to route both phases of a clock signal throughout the device.




Figure 5: Configurable Logic Block.

Each CLB includes a combinatorial logic section, two flip-flops and a program memory controlled multiplexer selection of function. It has the following:

- five logic variable inputs A, B, C, D, and E
- a direct data in DI
- an enable clock EC
- a clock (invertible) K
- an asynchronous direct RESET RD
- two outputs X and Y

Product Obsolete or Under Obsolescence

XC3000 Series Field Programmable Gate Arrays




Figure 7: Counter.

The modulo-8 binary counter with parallel enable and clock enable uses one combinatorial logic block of each option.

General Purpose Interconnect

General purpose interconnect, as shown in Figure 10, consists of a grid of five horizontal and five vertical metal segments located between the rows and columns of logic and IOBs. Each segment is the height or width of a logic block. Switching matrices join the ends of these segments and allow programmed interconnections between the metal grid segments of adjoining rows and columns. The switches of an unprogrammed device are all non-conducting. The connections through the switch matrix may be established by the automatic routing or by selecting the desired pairs of matrix pins to be connected or disconnected. The legitimate switching matrix combinations for each pin are indicated in Figure 11.

Special buffers within the general interconnect areas provide periodic signal isolation and restoration for improved performance of lengthy nets. The interconnect buffers are available to propagate signals in either direction on a given general interconnect segment. These bidirectional (bidi) buffers are found adjacent to the switching matrices, above




Figure 8: A Design Editor view of routing resources used to form a typical interconnection network from CLB GA.

and to the right. The other PIPs adjacent to the matrices are accessed to or from Longlines. The development system automatically defines the buffer direction based on the location of the interconnection network source. The delay calculator of the development system automatically calculates and displays the block, interconnect and buffer delays for any paths selected. Generation of the simulation netlist with a worst-case delay model is provided.

Direct Interconnect

Direct interconnect, shown in Figure 12, provides the most efficient implementation of networks between adjacent CLBs or I/O Blocks. Signals routed from block to block using the direct interconnect exhibit minimum interconnect propagation and use no general interconnect resources. For each CLB, the X output may be connected directly to the B input of the CLB immediately to its right and to the C input of the CLB to its left. The Y output can use direct interconnect to drive the D input of the block immediately above and the A input of the block below. Direct interconnect should be used to maximize the speed of high-performance portions of logic. Where logic blocks are adjacent to IOBs, direct connect is provided alternately to the IOB inputs (I) and outputs (O) on all four edges of the die. The right edge provides additional direct connects from CLB outputs to adjacent IOBs. Direct interconnections of IOBs with CLBs are shown in Figure 13.

7

Product Obsolete or Under Obsolescence




Figure 10: FPGA General-Purpose Interconnect. Composed of a grid of metal segments that may be interconnected through switch matrices to form networks for CLB and IOB inputs and outputs.




Figure 11: Switch Matrix Interconnection Options for Each Pin.

Switch matrices on the edges are different.




Figure 12: CLB X and Y Outputs. The X and Y outputs of each CLB have single contact, direct access to inputs of adjacent CLBs



Configuration

Initialization Phase

An internal power-on-reset circuit is triggered when power is applied. When V_{CC} reaches the voltage at which portions of the FPGA device begin to operate (nominally 2.5 to 3 V), the programmable I/O output buffers are 3-stated and a high-impedance pull-up resistor is provided for the user I/O pins. A time-out delay is initiated to allow the power supply voltage to stabilize. During this time the power-down mode is inhibited. The Initialization state time-out (about 11 to 33 ms) is determined by a 14-bit counter driven by a self-generated internal timer. This nominal 1-MHz timer is subject to variations with process, temperature and power supply. As shown in Table 1, five configuration mode choices are available as determined by the input levels of three mode pins; M0, M1 and M2.

Table 1: Configuration Mode Choices

MO	M1	M2	CCLK	Mode	Data
0	0	0	output	Master	Bit Serial
0	0	1	output	Master	Byte Wide Addr. = 0000 up
0	1	0		reserved	—
0	1	1	output	Master	Byte Wide Addr. = FFFF down
1	0	0	—	reserved	—
1	0	1	output	Peripheral	Byte Wide
1	1	0	—	reserved	—
1	1	1	input	Slave	Bit Serial


XC3000 Series Field Programmable Gate Arrays

In Master configuration modes, the device becomes the source of the Configuration Clock (CCLK). The beginning of configuration of devices using Peripheral or Slave modes must be delayed long enough for their initialization to be completed. An FPGA with mode lines selecting a Master configuration mode extends its initialization state using four times the delay (43 to 130 ms) to assure that all daisy-chained slave devices, which it may be driving, will be ready even if the master is very fast, and the slave(s) very slow. Figure 20 shows the state sequences. At the end of Initialization, the device enters the Clear state where it clears the configuration memory. The active Low, open-drain initialization signal INIT indicates when the Initialization and Clear states are complete. The FPGA tests for the absence of an external active Low RESET before it makes a final sample of the mode lines and enters the Configuration state. An external wired-AND of one or more INIT pins can be used to control configuration by the assertion of the active-Low RESET of a master mode device or to signal a processor that the FPGAs are not yet initialized.

If a configuration has begun, a re-assertion of RESET for a minimum of three internal timer cycles will be recognized and the FPGA will initiate an abort, returning to the Clear state to clear the partially loaded configuration memory words. The FPGA will then resample RESET and the mode lines before re-entering the Configuration state.

During configuration, the XC3000A, XC3000L, XC3100A, and XC3100L devices check the bit-stream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

All User I/O Pins 3-Stated with High Impedance Pull-Up, HDC=High, LDC=Low





7-19



a synchronous start-up sequence and become operational. See Figure 22. Two CCLK cycles after the completion of loading configuration data, the user I/O pins are enabled as configured. As selected, the internal user-logic RESET is released either one clock cycle before or after the I/O pins become active. A similar timing selection is programmable for the DONE/PROG output signal. DONE/PROG may also be programmed to be an open drain or include a pull-up resistor to accommodate wired ANDing. The High During Configuration (HDC) and Low During Configuration (LDC) are two user I/O pins which are driven active while an FPGA is in its Initialization, Clear or Configure states. They and DONE/PROG provide signals for control of external logic signals such as RESET, bus enable or PROM enable during configuration. For parallel Master configuration modes, these signals provide PROM enable control and allow the data pins to be shared with user logic signals.

User I/O inputs can be programmed to be either TTL or CMOS compatible thresholds. At power-up, all inputs have TTL thresholds and can change to CMOS thresholds at the completion of configuration if the user has selected CMOS thresholds. The threshold of PWRDWN and the direct clock inputs are fixed at a CMOS level.

If the crystal oscillator is used, it will begin operation before configuration is complete to allow time for stabilization before it is connected to the internal circuitry. **Configuration Data**

Configuration data to define the function and interconnection within a Field Programmable Gate Array is loaded from an external storage at power-up and after a re-program signal. Several methods of automatic and controlled loading of the required data are available. Logic levels applied to mode selection pins at the start of configuration time determine the method to be used. See Table 1. The data may be either bit-serial or byte-parallel, depending on the configuration mode. The different FPGAs have different sizes and numbers of data frames. To maintain compatibility between various device types, the Xilinx product families use compatible configuration formats. For the XC3020A, configuration requires 14779 bits for each device, arranged in 197 data frames. An additional 40 bits are used in the header. See Figure 22. The specific data format for each device is produced by the development system and one or more of these files can then be combined and appended to a length count preamble and be transformed into a PROM format file by the development system. A compatibility exception precludes the use of an XC2000-series device as the master for XC3000-series devices if their DONE or RESET are programmed to occur after their outputs become active. The Tie Option defines output levels of unused blocks of a design and connects these to unused routing resources. This prevents indeterminate levels that might produce parasitic supply currents. If unused blocks are not sufficient to complete the tie, the user can indicate nets which must not




Figure 22: Configuration and Start-up of One or More FPGAs.

RESET Timing

As with DONE timing, the timing of the release of the internal reset can be controlled to occur either a CCLK cycle before, or after, the outputs going active. See Figure 22. This reset keeps all user programmable flip-flops and latches in a zero state during configuration.

Crystal Oscillator Division

A selection allows the user to incorporate a dedicated divide-by-two flip-flop between the crystal oscillator and the alternate clock line. This guarantees a symmetrical clock signal. Although the frequency stability of a crystal oscillator is very good, the symmetry of its waveform can be affected by bias or feedback drive.

Bitstream Error Checking

Bitstream error checking protects against erroneous configuration.

Each Xilinx FPGA bitstream consists of a 40-bit preamble, followed by a device-specific number of data frames. The number of bits per frame is also device-specific; however, each frame ends with three stop bits (111) followed by a start bit for the next frame (0).

All devices in all XC3000 families start reading in a new frame when they find the first 0 after the end of the previous frame. An original XC3000 device does not check for the correct stop bits, but XC3000A, XC3100A, XC3000L, and XC3100L devices check that the last three bits of any frame are actually 111.

Under normal circumstances, all these FPGAs behave the same way; however, if the bitstream is corrupted, an XC3000 device will always start a new frame as soon as it finds the first 0 after the end of the previous frame, even if the data is completely wrong or out-of-sync. Given sufficient zeros in the data stream, the device will also go Done, but with incorrect configuration and the possibility of internal contention.

An XC3000A/XC3100A/XC3000L/XC3100L device starts any new frame only if the three preceding bits are all ones. If this check fails, it pulls $\overline{\text{INIT}}$ Low and stops the internal configuration, although the Master CCLK keeps running. The user must then <u>start a</u> new configuration by applying a >6 µs Low level on RESET.

This simple check does not protect against random bit errors, but it offers almost 100 percent protection against erroneous configuration files, defective configuration data sources, synchronization errors between configuration source and FPGA, or PC-board level defects, such as broken lines or solder-bridges.

Reset Spike Protection

A separate modification slows down the RESET input before configuration by using a two-stage shift register driven from the internal clock. It tolerates submicrosecond High spikes on RESET before configuration. The XC3000 master can be connected like an XC4000 master, but with its RESET input used instead of INIT. (On XC3000, INIT is output only).

Soft Start-up

After configuration, the outputs of all FPGAs in a daisy-chain become active simultaneously, as a result of the same CCLK edge. In the original XC3000/3100 devices, each output becomes active in either fast or slew-rate limited mode, depending on the way it is configured. This can lead to large ground-bounce signals. In XC3000A, XC3000L, XC3100A, and XC3100L devices, all outputs become active first in slew-rate limited mode, reducing the ground bounce. After this soft start-up, each individual output slew rate is again controlled by the respective configuration bit.



Configuration Timing

This section describes the configuration modes in detail.

Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. This puts the next data bit on the SPROM data output, connected to the DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.

The lead FPGA then presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that

DOUT changes on the falling CCLK edge, and the next device in the daisy-chain accepts data on the subsequent rising CCLK edge.

The SPROM <u>CE</u> input can be driven from either <u>LDC</u> or DONE. Using <u>LDC</u> avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but <u>LDC</u> is then restricted to be a permanently High user output. Using DONE also avoids contention on DIN, provided the early DONE option is invoked.





Figure 23: Master Serial Mode Circuit Diagram

Product Obsolete or Under Obsolescence

XC3000 Series Field Programmable Gate Arrays



	Description	Symbol	Min	Max	Units
	To DOUT	3 T _{CCO}		100	ns
CCLK	DIN setup DIN hold	1 T _{DCC} 2 T _{CCD}	60 0		ns ns
	High time Low time (Note 1) Frequency	4 T _{CCH} 5 T _{CCL} F _{CC}	0.05 0.05	5.0 10	μs μs MHz

Notes: 1. The max limit of CCLK Low time is caused by dynamic circuitry inside the FPGA.

2. Configuration must be delayed until the INIT of all FPGAs is High.


3. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >6- μ s High level on RESET, followed by a >6- μ s Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for the XC3000L).

Figure 30: Slave Serial Mode Programming Switching Characteristics

XILINX[®]

XILINX[®]

General XC3000 Series Switching Characteristics



	Description		Symbol	Min	Max	Units
	M0, M1, M2 setup time required	2	T _{MR}	1		μs
RESET (2)	M0, M1, M2 hold time required	3	T _{RM}	4.5		μs
	RESET Width (Low) req. for Abort	4	T _{MRW}	6		μs
DONE/PROG	Width (Low) required for Re-config.	5	T _{PGW}	6		μs
DONE/FROG	INIT response after D/P is pulled Low	6	T _{PGI}		7	μs
PWRDWN (3)	Power Down V _{CC}		V _{CCPD}	2.3		V

Notes: 1. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until Vcc has reached 4.0 V (2.5 V for XC3000L). A very long Vcc rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >1-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for XC3000L).
RESET timing relative to valid mode lines (M0, M1, M2) is relevant when RESET is used to delay configuration. The rest of t

specified hold time is caused by a shift-register filter slowing down the response to RESET during configuration. 3. PWRDWN transitions must occur while V_{CC} >4.0 V(2.5 V for XC3000L).

XC3000A Absolute Maximum Ratings

Symbol	Description		Units
V _{CC}	Supply voltage relative to GND	-0.5 to +7.0	V
V _{IN}	Input voltage with respect to GND	–0.5 to V _{CC} +0.5	V
V _{TS}	Voltage applied to 3-state output	–0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
т	Junction temperature plastic	+125	°C
Τ _J	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC3000A Global Buffer Switching Characteristics Guidelines

	Speed Grade	-7	-6	
Description	Symbol	Max	Max	Units
Global and Alternate Clock Distribution ¹				
Either: Normal IOB input pad through clock buffer				
to any CLB or IOB clock input	T _{PID}	7.5	7.0	ns
Or: Fast (CMOS only) input pad through clock				
buffer to any CLB or IOB clock input	T _{PIDC}	6.0	5.7	ns
TBUF driving a Horizontal Longline (L.L.) ¹				
I to L.L. while T is Low (buffer active)	Τ _{ΙΟ}	4.5	4.0	ns
$T \downarrow$ to L.L. active and valid with single pull-up resistor	T _{ON}	9.0	8.0	ns
$T \downarrow$ to L.L. active and valid with pair of pull-up resistors	T _{ON}	11.0	10.0	ns
T [↑] to L.L. High with single pull-up resistor	T _{PUS}	16.0	14.0	ns
T↑ to L.L. High with pair of pull-up resistors	T _{PUF}	10.0	8.0	ns
BIDI				
Bidirectional buffer delay	T _{BIDI}	1.7	1.5	ns

Note: 1. Timing is based on the XC3042A, for other devices see timing calculator.

XILINX[®]



XC3000A IOB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

		Sp	eed Grade	-	7	-	6	
Description		S	ymbol	Min	Max	Min	Max	Units
Propagation Delays (Input)								
Pad to Direct In (I)		3	T _{PID}		4.0		3.0	ns
Pad to Registered In (Q) with la	tch transparent		T _{PTG}		15.0		14.0	ns
Clock (IK) to Registered In (Q)		4	T _{IKRI}		3.0		2.5	ns
Set-up Time (Input)								
Pad to Clock (IK) set-up time		1	T _{PICK}	14.0		12.0		ns
Propagation Delays (Output)								
Clock (OK) to Pad	(fast)	7	T _{OKPO}		8.0		7.0	ns
same	(slew rate limited)	7	T _{OKPO}		18.0		15.0	ns
Output (O) to Pad	(fast)	10	T _{OPF}		6.0		5.0	ns
same	(slew-rate limited)	10	T _{OPS}		16.0		13.0	ns
3-state to Pad begin hi-Z	(fast)	9	T _{TSHZ}		10.0		9.0	ns
same	(slew-rate limited)	9	T _{TSHZ}		20.0		12.0	ns
3-state to Pad active and valid	(fast)	8	T _{TSON}		11.0		10.0	ns
same	(slew -rate limited)	8	T _{TSON}		21.0		18.0	ns
Set-up and Hold Times (Output)								
Output (O) to clock (OK) set-up	time	5	Т _{ООК}	8.0		7.0		ns
Output (O) to clock (OK) hold tir	ne	6	Т _{око}	0		0		ns
Clock								
Clock High time		11	T _{IOH}	4.0		3.5		ns
Clock Low time		12	T _{IOL}	4.0		3.5		ns
Max. flip-flop toggle rate			F _{CLK}	113.0		135.0		MHz
Global Reset Delays (based on XC	3042A)		_					1
RESET Pad to Registered In	(Q)	13	T _{RRI}		24.0		23.0	ns
RESET Pad to output pad	(fast)	15	T _{RPO}		33.0		29.0	ns
	(slew-rate limited)	15	T _{RPO}		43.0		37.0	ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output rise/fall times are approximately four times longer.


2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.


3. Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.

4. T_{PID} , T_{PTG} , and T_{PICK} are 3 ns higher for XTL2 when the pin is configured as a user input.

XILINX[®]

XC3000L IOB Switching Characteristics Guidelines (continued)





XC3100A Absolute Maximum Ratings

Symbol	Description		Units
V _{CC}	Supply voltage relative to GND	-0.5 to +7.0	V
V _{IN}	Input voltage with respect to GND	–0.5 to V _{CC} +0.5	V
V _{TS}	Voltage applied to 3-state output	–0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
т	Junction temperature plastic	+125	°C
ТJ	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC3100A Global Buffer Switching Characteristics Guidelines

	Speed Grade	-4	-3	-2	-1	-09	
Description	Symbol	Max	Max	Max	Max	Max	Units
Global and Alternate Clock Distribution ¹							
Either: Normal IOB input pad through clock buffer							
to any CLB or IOB clock input	T _{PID}	6.5	5.6	4.7	4.3	3.9	ns
Or: Fast (CMOS only) input pad through clock							
buffer to any CLB or IOB clock input	T _{PIDC}	5.1	4.3	3.7	3.5	3.1	ns
TBUF driving a Horizontal Longline (L.L.) ¹							
I to L.L. while T is Low (buffer active) (XC3100)	T _{IO}	3.7	3.1				ns
(XC3100A)	T _{IO}	3.6	3.1	3.1	2.9	2.1	ns
T \downarrow to L.L. active and valid with single pull-up resistor	T _{ON}	5.0	4.2	4.2	4.0	3.1	ns
$T \downarrow$ to L.L. active and valid with pair of pull-up resistors	T _{ON}	6.5	5.7	5.7	5.5	4.6	ns
T↑ to L.L. High with single pull-up resistor	T _{PUS}	13.5	11.4	11.4	10.4	8.9	ns
T↑ to L.L. High with pair of pull-up resistors	T _{PUF}	10.5	8.8	8.1	7.1	5.9	ns
BIDI							
Bidirectional buffer delay	T _{BIDI}	1.2	1.0	0.9	0.85	0.75	ns
						Prelim	

Note: 1. Timing is based on the XC3142A, for other devices see timing calculator.

The use of two pull-up resistors per longline, available on other XC3000 devices, is not a valid design option for XC3100A devices.



XC3100A CLB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

Sr		beed	d Grade	-	4	-	3	-	2	-	1	-0)9	
Descriptio	n	S	ymbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delay Logic Variables A, I to outputs X or Y	B, C, D, E,	1	T _{ILO}		3.3		2.7		2.2		1.75		1.5	ns
Sequential delay Clock k to outputs X or Y Clock k to outputs X or Y w through function genera X or Y		8	Т _{ско} Т _{QLO}		2.5 5.2		2.1 4.3		1.7 3.5		1.4 3.1		1.25 2.7	ns ns
Set-up time before clock K Logic Variables A, I Data In DI Enable Clock EC Reset Direct inactive RD		2 4 6	T _{ICK} T _{DICK} T _{ECCK}	2.5 1.6 3.2 1.0		2.1 1.4 2.7 1.0		1.8 1.3 2.5 1.0		1.7 1.2 2.3 1.0		1.5 1.0 2.05 1.0		ns ns ns ns
Hold Time after clock K Logic Variables A, I Data In DI Enable Clock EC	B, C, D, E	3 5 7	T _{CKI} T _{CKDI} T _{CKEC}	0 1.0 0.8		0 0.9 0.7		0 0.9 0.7		0 0.8 0.6		0 0.7 0.55		ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate		11 12	Т _{СН} Т _{СL} F _{CLK}	2.0 2.0 227		1.6 1.6 270		1.3 1.3 323		1.3 1.3 323		1.3 1.3 370		ns ns MHz
Reset Direct (RD) RD width delay from RD to outputs X	X or Y	13 9	T _{RPW} T _{RIO}	3.2	3.7	2.7	3.1	2.3	2.7	2.3	2.4	2.05	2.15	ns ns
Gl <u>obal Re</u> set (RESET Pad) ¹ RESET wid <u>th (Low)</u> (Xi delay from RESET pad to	C3142A) outputs X or Y		T _{MRW} T _{MRQ}	14.0	14.0	12.0	12.0	12.0	12.0	12.0	12.0	12.0	12.0	ns ns
												Pre	lim	

Notes: 1. The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKDI}, #5) of any CLB on the same die.
2. T_{ILO}, T_{QLO} and T_{ICK} are specified for 4-input functions. For 5-input functions or base FGM functions, each of these

T_{ILO}, T_{QLO} and T_{ICK} are specified for 4-input functions. For 5-input functions or base FGM functions, each of these specifications for the XC3100A family increases by 0.50 ns (-5), 0.42 ns (-4) and 0.35 ns (-3), 0.35 ns (-2), 0.30 ns (-1), and 0.30 ns (-09).



XC3100L Switching Characteristics

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

XC3100L Operating Conditions

Symbol	Description	Min	Max	Units
V _{CC}	Supply voltage relative to GND Commercial 0°C to +85°C junction	3.0	3.6	V
VIH	High-level input voltage	2.0	V _{CC} + 0.3	V
VIL	Low-level input voltage	-0.3	0.8	V
T _{IN}	Input signal transition time		250	ns

Notes: 1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C. 2. Although the present (1996) devices operate over the full supply voltage range from 3.0 V to 5.25 V, Xilinx reserves the right to restrict operation to the 3.0 and 3.6 V range later, when smaller device geometries might preclude operation @ 5 V. Operating conditions are guaranteed in the $3.0 - 3.6 \vee V_{CC}$ range.

XC3100L DC Characteristics Over Operating Conditions

Symbol	Description	Min	Max	Units
V	High-level output voltage (@ I _{OH} = -4.0 mA, V _{CC} min)	2.4		V
V _{OH}	High-level output voltage (@ I _{OH} = -100.0 μA, V _{CC} min)	V _{CC} -0.2		V
V	Low-level output voltage (@ I _{OH} = 4.0 mA, V _{CC} min)		0.40	V
V _{OL}	Low-level output voltage (@ I _{OH} = +100.0 µA, V _{CC} min)		0.2	V
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)	2.30		V
I _{CCO}	Quiescent FPGA supply current		1.5	mA
	Chip thresholds programmed as CMOS levels ¹			
IIL	Input Leakage Current	-10	+10	μΑ
	Input capacitance			
C _{IN}	(sample tested)			_
- 111	All pins except XTL1 and XTL2		10	pF
	XTL1 and XTL2		15	pF
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0 V^3$	0.02	0.17	mA
I _{RLL}	Horizontal long line pull-up (when selected) @ logic Low	0.20	2.80	mA

Notes: 1. With no output current loads, no active input or long line pull-up resistors, all package pins at V_{CC} or GND, and the FPGA configured with a tie option.

2. Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source current may not exceed 100 mA per V_{CC} pin. The number of ground pins varies from the XC3142L to the XC3190L. 3. Not tested. Allows undriven pins to float High. For any other purpose, use an external pull-up.



XC3100L CLB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used in the simulator.

	Sp	beed Grade	-	·3	-	2	
Description	S	Symbol	Min	Max	Min	Max	Units
Combinatorial Delay							
Logic Variables A, B, C, D, E, to outputs X or Y	1	T _{ILO}		2.7		2.2	ns
Sequential delay	ntial delay						
Clock k to outputs X or Y	8	т _{ско}		2.1		1.7	ns
Clock k to outputs X or Y when Q is returned							
through function generators F or G to drive X or	Y	T _{QLO}		4.3		3.5	ns
Set-up time before clock K							
Logic Variables A, B, C, D, E	2	T _{ICK}	2.1		1.8		ns
Data In DI	4	T _{DICK}	1.4		1.3		ns
Enable Clock EC	6	T _{ECCK}	2.7		2.5		ns
Reset Direct Inactive RD			1.0		1.0		ns
Hold Time after clock K							
Logic Variables A, B, C, D, E	3	тскі	0		0		ns
Data In DI	5	T _{CKDI}	0.9		0.9		ns
Enable Clock EC	7	T _{CKEC}	0.7		0.7		ns
Clock							
Clock High time	11	T _{CH}	1.6		1.3		ns
Clock Low time	12	T _{CL}	1.6		1.3		ns
Max. flip-flop toggle rate		F _{CLK}	270		325		MHz
Reset Direct (RD)							
RD width	13	T _{RPW}	2.7		2.3		ns
delay from RD to outputs X or Y	9	T _{RIO}		3.1		2.7	ns
Global Reset (RESET Pad)							
RESET width (Low)							ns
(XC3142L)		T _{MRW}	12.0		12.0		ns
delay from \overline{RESET} pad to outputs X or Y		T _{MRQ}		12.0		12.0	
			Advance				

Notes: 1. The CLB K to Q delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data

In hold time requirement (T_{CKDI}, #5) of any CLB on the same die. 2. T_{ILO}, T_{QLO} and T_{ICK} are specified for 4-input functions. For 5-input functions or base FGM functions, each of these specifications for the XC3100L family increase by 0.35 ns (-3) and 0.29 ns (-2).



XC3000 Series Pin Assignments

Xilinx offers the six different array sizes in the XC3000 families in a variety of surface-mount and through-hole package types, with pin counts from 44 to 208.

Each chip is offered in several package types to accommodate the available PC board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without the need for PC board changes.

Note that there is no perfect match between the number of bonding pads on the chip and the number of pins on a package. In some cases, the chip has more pads than there are pins on the package, as indicated by the information ("unused" pads) below the line in the following table. The IOBs of the unconnected pads can still be used as storage elements if the specified propagation delays and set-up times are acceptable.

In other cases, the chip has fewer pads than there are pins on the package; therefore, some package pins are not connected (n.c.), as shown above the line in the following table.

XC3000 Series 44-Pin PLCC Pinouts

XC3000A, XC3000L, and XC3100A families have identical pinouts

Pin No.	XC3030A				
1	GND				
2	I/O				
3	I/O				
4	I/O				
5	I/O				
6	I/O				
7	PWRDWN				
8	TCLKIN-I/O				
9	I/O				
10	I/O				
11	I/O				
12	VCC				
13	I/O				
14	I/O				
15	I/O				
16	M1-RDATA				
17	M0-RTRIG				
18	M2-I/O				
19	HDC-I/O				
20	LDC-I/O				
21	I/O				
22	INIT-I/O				

Pin No.	XC3030A
23	GND
24	I/O
25	I/O
26	XTL2(IN)-I/O
27	RESET
28	DONE-PGM
29	I/O
30	XTL1(OUT)-BCLK-I/O
31	I/O
32	I/O
33	I/O
34	VCC
35	I/O
36	I/O
37	I/O
38	DIN-I/O
39	DOUT-I/O
40	CCLK
41	I/O
42	I/O
43	I/O
44	I/O

Peripheral mode and Master Parallel mode are not supported in the PC44 package



XC3000 Series 68-Pin PLCC, 84-Pin PLCC and PGA Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

68 PLCC		XC3020A, XC3030A,		68 P	LCC	XC3020A, XC3030A,	
XC3030A XC3020A		XC3042A	84 PLCC	XC3030A	XC3020A	XC3042A	84 PLC
10	10	PWRDN	12	44	44	RESET	54
11	11	TCLKIN-I/O	13	45	45	DONE-PG	55
12	—	I/O*	14	46	46	D7-I/O	56
13	12	I/O	15	47	47	XTL1(OUT)-BCLKIN-I/O	57
14	13	I/O	16	48	48	D6-I/O	58
_	_	I/O	17	—	—	I/O	59
15	14	I/O	18	49	49	D5-I/O	60
16	15	I/O	19	50	50	CS0-I/O	61
_	16	I/O	20	51	51	D4-I/O	62
17	17	I/O	21	—	—	I/O	63
18	18	VCC	22	52	52	VCC	64
19	19	I/O	23	53	53	D3-I/O	65
_	—	I/O	24	54	54	CS1-I/O	66
20	20	I/O	25	55	55	D2-I/O	67
_	21	I/O	26	_	_	I/O	68
21	22	I/O	27	_	_	I/O*	69
22	—	I/O	28	56	56	D1-I/O	70
23	23	I/O	29	57	57	RDY/BUSY-RCLK-I/O	71
24	24	I/O	30	58	58	D0-DIN-I/O	72
25	25	M1-RDATA	31	59	59	DOUT-I/O	73
26	26	M0-RTRIG	32	60	60	CCLK	74
27	27	M2-I/O	33	61	61	A0-WS-I/O	75
28	28	HDC-I/O	34	62	62	A1-CS2-I/O	76
29	29	I/O	35	63	63	A2-I/O	77
30	30	LDC-I/O	36	64	64	A3-I/O	78
—	31	I/O	37	_	_	I/O*	79
_		I/O*	38	_	_	I/O*	80
31	32	I/O	39	65	65	A15-I/O	81
32	33	I/O	40	66	66	A4-I/O	82
33	—	I/O*	41	67	67	A14-I/O	83
34	34	INIT-I/O	42	68	68	A5-I/O	84
35	35	GND	43	1	1	GND	1
36	36	I/O	44	2	2	A13-I/O	2
37	37	I/O	45	3	3	A6-I/O	3
38	38	I/O	46	4	4	A12-I/O	4
39	39	I/O	47	5	5	A7-I/O	5
_	40	I/O	48	_	_	I/O*	6
_	41	I/O	49	_	_	I/O*	7
40		I/O*	50	6	6	A11-I/O	8
41		I/O*	51	7	7	A8-I/O	9
42	42	I/O	52	8	8	A10-I/O	10
43	43	XTL2(IN)-I/O	53	9	9	A9-I/O	11

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

This table describes the pinouts of three different chips in three different packages. The pin-description column lists 84 of the 118 pads on the XC3042A (and 84 of the 98 pads on the XC3030A) that are connected to the 84 package pins. Ten pads, indicated by an asterisk, do not exist on the XC3020A, which has 74 pads; therefore the corresponding pins on the 84-pin packages have no connections to an XC3020A. Six pads on the XC3020A and 16 pads on the XC3030A, indicated by a dash (—) in the 68 PLCC column, have no connection to the 68 PLCC, but are connected to the 84-pin packages.



XC3000 Series 100-Pin QFP Pinouts

XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts

Pin No.		XC3020A	Pin	Pin No. XC3020		Pin No.		XC3020A	
PQFP	TQFP VQFP	XC3030A XC3042A	PQFP	TQFP VQFP	XC3030A XC3042A	PQFP	TQFP VQFP	XC3030A XC3042A	
16	13	GND	50	47	I/O*	84	81	I/O*	
17	14	A13-I/O	51	48	I/O*	85	82	I/O*	
18	15	A6-I/O	52	49	M1-RD	86	83	I/O	
19	16	A12-I/O	53	50	GND*	87	84	D5-I/O	
20	17	A7-I/O	54	51	MO-RT	88	85	CS0-I/O	
21	18	I/O*	55	52	VCC*	89	86	D4-I/O	
22	19	I/O*	56	53	M2-I/O	90	87	I/O	
23	20	A11-I/O	57	54	HDC-I/O	91	88	VCC	
24	21	A8-I/O	58	55	I/O	92	89	D3-I/O	
25	22	A10-I/O	59	56	LDC-I/O	93	90	CS1-I/O	
26	23	A9-I/O	60	57	I/O*	94	91	D2-I/O	
27	24	VCC*	61	58	I/O*	95	92	I/O	
28	25	GND*	62	59	I/O	96	93	I/O*	
29	26	PWRDN	63	60	I/O	97	94	I/O*	
30	27	TCLKIN-I/O	64	61	I/O	98	95	D1-I/O	
31	28	I/O**	65	62	INIT-I/O	99	96	RDY/BUSY-RCLK-I/O	
32	29	I/O*	66	63	GND	100	97	DO-DIN-I/O	
33	30	I/O*	67	64	I/O	1	98	DOUT-I/O	
34	31	I/O	68	65	I/O	2	99	CCLK	
35	32	I/O	69	66	I/O	3	100	VCC*	
36	33	I/O	70	67	I/O	4	1	GND*	
37	34	I/O	71	68	I/O	5	2	AO-WS-I/O	
38	35	I/O	72	69	I/O	6	3	A1-CS2-I/O	
39	36	I/O	73	70	I/O	7	4	I/O**	
40	37	I/O	74	71	I/O*	8	5	A2-I/O	
41	38	VCC	75	72	I/O*	9	6	A3-I/O	
42	39	I/O	76	73	XTL2-I/O	10	7	I/O*	
43	40	I/O	77	74	GND*	11	8	I/O*	
44	41	I/O	78	75	RESET	12	9	A15-I/O	
45	42	I/O	79	76	VCC*	13	10	A4-I/O	
46	43	I/O	80	77	DONE-PG	14	11	A14-I/O	
47	44	I/O	81	78	D7-I/O	15	12	A5-I/O	
48	45	I/O	82	79	BCLKIN-XTL1-I/O				
49	46	I/O	83	80	D6-I/O				

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

* This table describes the pinouts of three different chips in three different packages. The pin-description column lists 100 of the 118 pads on the XC3042A that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not exist on the XC3030A, which has 98 pads; therefore the corresponding pins have no connections. Twenty-six pads, indicated by single or double asterisks, do not exist on the XC3020A, which has 74 pads; therefore, the corresponding pins have no connections. (See table on page 65.)