



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	52
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 15x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z51f6412arx">https://www.e-xfl.com/product-detail/zilog/z51f6412arx</a>

# Table of Contents

1. Overview .....	8
1.1 Description .....	8
1.2 Features .....	8
1.3 Ordering Information .....	9
1.4 Development Tools .....	10
2. Block Diagram .....	13
3. Pin Assignmnet .....	14
4. Package Diagram .....	16
5. Pin Description.....	18
6. Port Structures.....	21
6.1 General Purpose I/O Port .....	21
6.2 External Interrupt I/O Port .....	22
7. Electrical Characteristics .....	23
7.1 Absolute Maximum Ratings .....	23
7.2 Recommended Operating Conditions.....	23
7.3 A/D Converter Characteristics.....	24
7.4 Voltage Dropout Converter Characteristics .....	24
7.5 Power-On Reset Characteristics .....	25
7.6 Brown Out Detector Characteristics .....	25
7.7 Internal RC Oscillator Characteristics .....	25
7.8 Ring-Oscillator Characteristics.....	26
7.9 PLL Characteristics.....	26
7.10 DC Characteristics .....	27
7.11 AC Characteristics .....	28
7.12 SPI Characteristics .....	29
7.13 Typical Characteristics.....	30
8. Memory .....	31
8.1 Program Memory .....	31
8.2 Data Memory.....	32
8.3 XSRAM Memory.....	33
8.4 SFR Map.....	34
9. I/O Ports .....	37
9.1 I/O Ports .....	37
9.2 Port Register.....	37
9.3 Px Port .....	39
10. Interrupt Controller .....	42
10.1 Overview .....	42
10.2 External Interrupt .....	43
10.3 Block Diagram .....	44
10.4 Interrupt Vector Table.....	45
10.5 Interrupt Sequence .....	46
10.6 Effective Timing after Controlling Interrupt bit.....	47
10.7 Multi Interrupt.....	48
10.8 Interrupt Enable Accept Timing .....	49

The OCD Debugger program works on Microsoft-Windows NT, 2000, XP, Vista (32bit) operating system.

If you want to see more details, please refer OCD debugger manual. You can download debugger S/W and manual from our web-site.

Connection:

- SCLK (Z51F6412 DSCL pin)
- SDATA (Z51F6412 DSDA pin)

## 2. Block Diagram




Figure 2-1 Z51F6412 block diagram

## 7. Electrical Characteristics

### 7.1 Absolute Maximum Ratings

Table 7-1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply Voltage	VDD	-0.3~+6.5	V
	VSS	-0.3~+0.3	V
Normal Voltage Pin	VI	-0.3~VDD+0.3	V
	VO	-0.3~VDD+0.3	V
	IOH	10	mA
	$\Sigma$ IOH	80	mA
	IOL	20	mA
	$\Sigma$ IOL	160	mA
Total Power Dissipation	PT	600	mW
Storage Temperature	TSTG	-45~+125	°C

Note) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 7.2 Recommended Operating Conditions

Table 7-2 Recommended Operation Conditions

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Supply Voltage	VDD	fXIN=1~10MHz	2.0	-	5.5	V
		fSUB=32.768KHz				
Operating Temperature	TOPR	VDD=2.0~5.5V	-40	-	85	°C
Operating Frequency	FOPR	fXIN	1	-	10	MHz
		fSUB	-	32.768	-	KHz
	Internal RC-OSC	Internal RC-OSC	-	16	-	MHz
		Internal Ring-OSC		1		MHz
		PLL	1.38		14.75	MHz

## 10.12 Interrupt Register Overview

### 10.12.1 Interrupt Enable Register (IE, IE1, IE2, IE3, IE4, IE5)

Interrupt enable register consists of Global interrupt control bit (EA) and peripheral interrupt control bits. Totally 32 peripheral are able to control interrupt.

### 10.12.2 Interrupt Priority Register (IP, IP1)

The 32 interrupt divides 8 groups which have each 4 interrupt sources. A group can decide 4 levels interrupt priority using interrupt priority register. Level 3 is the high priority, while level 0 is the low priority. Initially, IP, IP1 reset value is '0'. At that initialization, low interrupt number has a higher priority than high interrupt number. If decided the priority, low interrupt number has a higher priority than high interrupt number in that group.

### 10.12.3 External Interrupt Flag Register (EIFLAG)

The external interrupt flag register is set to '1' when the external interrupt generating condition is satisfied. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a '0' to it.

### 10.12.4 External Interrupt Edge Register (EIEDGE)

The External interrupt edge register determines which type of edge or level sensitive interrupt. Initially, default value is level. For level, write '0' to related bit. For edge, write '1' to related bit.

### 10.12.5 External Interrupt Polarity Register (EIPOLA)

According to EIEDGE register, the external interrupt polarity (EIPOLA) register has a different meaning. If EIEDGE is level type, EIPOLA is able to have Low/High level value. If EIEDGE is edge type, EIPOLA is able to have rising/falling edge value.

### 10.12.6 External Interrupt Both Edge Enable Register (EIBOTH)

When the external interrupt both edge enable register is written to '1', the corresponding external pin interrupt is enabled by both edges. Initially, default value is disabled.

### 10.12.7 External Interrupt Enable Register (EIENAB)

When the external interrupt enable register is written to '1', the corresponding external pin interrupt is enabled. The EIEDGE and EIPOLA register defines whether the external interrupt is activated on rising or falling edge or level sensed.

**BOTH[7:0]**      Determines which type of interrupt may occur, EIBOTH or EIEDGE+EIPOLA. if EIBOTH is enable, EIEDGE and EIPOLA register value don't matter

- 0      Disable (default)
- 1      Enable

#### EIENAB (External Interrupt Enable Register) : A3H

7	6	5	4	3	2	1	0
ENAB7	ENAB6	ENAB5	ENAB4	ENAB3	ENAB2	ENAB1	ENAB0
RW							

Initial value : 00H

**ENAB[7:0]**      Control External Interrupt

- 0      Disable (default)
- 1      Enable

## 11.5 Timer/PWM

### 11.5.1 8-bit Timer/Event Counter 0, 1

#### 11.5.1.1 Overview

Timer 0 and timer 1 can be used either two 8-bit timer/counter or one 16-bit timer/counter with combine them. Each 8-bit timer/event counter module has multiplexer, 8-bit timer data register, 8-bit counter register, mode register, input capture register, comparator. For PWM, it has PWM register (T1PPR, T1PDR, T1PWHR).

It has seven operating modes:

- 8 Bit Timer/Counter Mode
- 8 Bit Capture Mode
- 8 Bit Compare Output Mode
- 16 Bit Timer/Counter Mode
- 16 Bit Capture Mode
- 16 Bit Compare Output Mode
- PWM Mode

Note> TxDR must be set to higher than 0x03 for guaranteeing operation.

The timer/counter can be clocked by an internal or external clock source (external EC0). The clock source is selected by clock select logic which is controlled by the clock select (T0CK[2:0], T1CK[1:0]).

- TIMER0 clock source : fX/2, 4, 16, 64, 256, 1024, 4096, EC0
- TIMER1 clock source : fX/1, 2, 16, T0CK

In the capture mode, by INT0, INT1, the data is captured into Input Capture Register. The TIMER 0 outputs the compare result to T0 port in 8/16-bit mode. Also the timer 1 outputs the result T1 port in the timer mode and the PWM waveform to PWM3 in the PWM mode.

**Table 11-6 Operating Modes of Timer**

16 Bit	CAP0	CAP1	PWM1E	T0CK[2:0]	T1CK[1:0]	T0/1_PE	TIMER 0	Timer 1
0	0	0	0	XXX	XX	00	8 Bit Timer	8 Bit Timer
0	0	1	0	111	XX	00	8 Bit Event Counter	8 Bit Capture
0	1	0	0	XXX	XX	01	8 Bit Capture	8 Bit Compare Output
0	0	0	1	XXX	XX	11	8 Bit Timer/Counter	10 Bit PWM
1	0	0	0	XXX	11	00	16 Bit Timer	
1	0	0	0	111	11	00	16 Bit Event Counter	
1	1	1	0	XXX	11	00	16 Bit Capture	
1	0	0	0	XXX	11	01	16 Bit Compare Output	




Figure 11-7 Timer/Event Counter0, 1 Example




Figure 11-8 Operation Example of Timer/Event Counter0, 1

### 11.5.1.5 16 Bit Capture Mode

The 16-bit capture mode is the same operation as 8-bit capture mode, except that the timer register uses 16 bits.

The clock source is selected from T0CK[2:0] and T1CK[1:0] must set 11b and 16BIT2 bit must set to '1'. The 16-bit mode setting is shown as Figure 11-13




Figure 11-13 16-bit Capture Mode of Timer 0, 1

### 11.5.1.6 PWM Mode

The timer 1 has a PWM (pulse Width Modulation) function. In PWM mode, the T1/PWM1 output pin outputs up to 10-bit resolution PWM output. This pin should be configured as a PWM output by set T1\_PE to '1'. The period of the PWM output is determined by the T1PPR (PWM period register) + T1PWHR[3:2] + T1PWHR[1:0]

$$\text{PWM Period} = [\text{T1PWHR}[3:2]\text{T1PPR}] \times \text{Source Clock}$$

$$\text{PWM Duty} = [\text{T1PWHR}[1:0]\text{T1PDR}] \times \text{Source Clock}$$

Note> T1PPR must be set to higher than T1PDR for guaranteeing operation.

**T1CR (Timer 1 Mode Count Register) : B4H**

7	6	5	4	3	2	1	0
POL	16BIT	PWM1E	CAP1	T1CK1	T1CK0	T1CN	T1ST
RW	RW	RW	R/W	R/W	R/W	R/W	R/W

Initial value : 00H

<b>POL</b>	Configure PWM polarity		
0	Negative (Duty Match: Clear)		
1	Positive (Duty Match: Set)		
<b>16BIT</b>	Select Timer 1 8/16Bit		
0	8 Bit		
1	16 Bit		
<b>PWM1E</b>	Control PWM enable		
0	PWM disable		
1	PWM enable		
<b>CAP1</b>	Control Timer 1 mode		
0	Timer/Counter mode		
1	Capture mode		
<b>T1CK[1:0]</b>	Select clock source of Timer 1. Fx is the frequency of main system.		
	T1CK1	T1CK0	description
0	0		fx
0	1		fx/2
1	0		fx/16
1	1		Use Timer 0 Clock
<b>T1CN</b>	Control Timer 1 Count pause/continue		
0	Temporary count stop		
1	Continue count		
<b>T1ST</b>	Control Timer 1 start/stop		
0	Counter stop		
1	Clear counter and start		

**T1DR (Timer 1 Data Register: Write Case) : B5H**

7	6	5	4	3	2	1	0
T1D7	T1D6	T1D5	T1D4	T1D3	T1D2	T1D1	T1D0
W	W	W	W	W	W	W	W

Initial value : FFH

**T1D[7:0]** T1 Compare data

**T1PPR (Timer 1 PWM Period Register: Write Case PWM mode only) : B5H**

7	6	5	4	3	2	1	0
T1PP7	T1PP6	T1PP5	T1PP4	T1PP3	T1PP2	T1PP1	T1PP0
W	W	W	W	W	W	W	W

Initial value : FFH

**T1PP[7:0]** T1 PWM Period data

**T1 (Timer 1 Register: Read Case) : B6H**

7	6	5	4	3	2	1	0
UDATA7	UDATA6	UDATA5	UDATA4	UDATA3	UDATA2	UDATA1	UDATA0
RW	RW	RW	RW	R/W	RW	RW	RW

Initial value : 00H

#### UDATA [7:0]

The USART Transmit Buffer and Receive Buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the UDATA register. Reading the UDATA register returns the contents of the Receive Buffer.

Write this register only when the UDRE flag is set. In spi or synchronous master mode, write this register even if TX is not enabled to generate clock, XCK.

- 1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to I2CDR.
- 2) Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOP bit in I2CMR.
- 3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLA+R/W into the I2CDR and set the START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '1' go to master receiver section.

9. This is the final step for master transmitter function of I<sup>2</sup>C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I<sup>2</sup>C enters idle state.

The next figure depicts above process for master transmitter operation of I<sup>2</sup>C.




Figure 11-41 Formats and States in the Master Transmitter Mode

load SLA+R/W into the I2CDR and set the START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1) and 2), move to step 7. In case of 3), move to step 9 to handle STOP interrupt. In case of 4), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '0' go to master transmitter section.

9. This is the final step for master receiver function of I<sup>2</sup>C, handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I<sup>2</sup>C enters idle state.

The processes described above for master receiver operation of I<sup>2</sup>C can be depicted as the following figure.




Figure 11-42 Formats and States in the Master Receiver Mode

The next figure shows flow chart for handling slave transmitter function of I<sup>2</sup>C.




Figure 11-43 Formats and States in the Slave Transmitter Mode

## 11.11 CALCULATOR\_AI

### 11.11.1 Introduction

The CALCULATOR\_AI block is an integrated version of multiplier and divider data path block. All operation is performed with signed extension (signed multiplication, signed division). The multiplication needs only one clock cycle, but the division is performed during 32 clock cycles. You can use the EOD (End of Division) flag bit to control the division calculation flow. If divisor equals to 0, the DIV\_BY\_0 flag is 1 and the division result is filled with maximum value and the remainder is replaced with the dividend value.

The registers for CALCULATOR\_AI can be indirectly accessed via CAL\_CNTR, CAL\_ADDR, CAL\_DATA to save the SFR area and to increase the code performance. The access address will be automatically incremented when you access to CAL\_DATA (Read/Write).




Figure 11-50 Calculator Block Diagram

## 13. RESET

### 13.1 Overview

The Z51F6412 MCU features reset by external RESETB pin. The following is the hardware setting value.

Table 13-1 Reset state

On Chip Hardware	Initial Value
Program Counter (PC)	0000h
Accumulator	00h
Stack Pointer (SP)	07h
Peripheral Clock	On
Control Register	Peripheral Registers refer
Brown-Out Detector	Enable

### 13.2 Reset source

The Z51F6412 MCU has five types of reset generation procedures. The following is the reset sources.

- External RESETB
- Power ON RESET (POR)
- WDT Overflow Reset (In the case of WDTEN = `1`)
- BOD Reset (In the case of BODEN = `1`)
- OCD Reset

### 13.3 Block Diagram





Figure 13-1 RESET Block Diagram



**Figure 15-4 The sequence of bulk erase of Flash memory**

#### 15.4.1.1 Flash Read

- Step 1. Enter OCD(=ISP) mode.
- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.
- Step 4. Read data from Flash.

#### 15.4.1.2 Enable program mode

- Step 1. Enter OCD(=ISP) mode.<sup>1</sup>
- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.
- Step 4. Enter program/erase mode sequence.<sup>2</sup>
  - (1) Write 0xAA to 0xF555.
  - (2) Write 0x55 to 0xFAAA.

(3) Write 0xA5 to 0xF555.

<sup>1</sup> Refer to how to enter ISP mode..

<sup>2</sup> Command sequence to activate Flash write/erase mode. It is composed of sequentially writing data of Flash memory.

#### 15.4.1.3 Flash write mode

Step 1. Enable program mode.  
Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010  
Step 3. Select page buffer. FEMR:1000\_1001  
Step 4. Write data to page buffer.(Address automatically increases by twin.)  
Step 5. Set write mode. FEMR:1010\_0001  
Step 6. Set page address. FEARH:FEARM:FEARL=20'hx\_xxxx  
Step 7. Set FETCR.  
Step 8. Start program. FECR:0000\_1011  
Step 9. Insert one NOP operation  
Step 10. Read FESR until PEVBSY is 1.  
Step 11. Repeat step2 to step 8 until all pages are written.

#### 15.4.1.4 Flash page erase mode

Step 1. Enable program mode.  
Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010  
Step 3. Select page buffer. FEMR:1000\_1001  
Step 4. Write 'h00 to page buffer. (Data value is not important.)  
Step 5. Set erase mode. FEMR:1001\_0001  
Step 6. Set page address. FEARH:FEARM:FEARL=20'hx\_xxxx  
Step 7. Set FETCR.  
Step 8. Start erase. FECR:0000\_1011  
Step 9. Insert one NOP operation  
Step 10. Read FESR until PEVBSY is 1.  
Step 11. Repeat step2 to step 8 until all pages are erased.

#### 15.4.1.5 Flash bulk erase mode

Step 1. Enable program mode.  
Step 2. Reset page buffer. FEMR: 1000\_0001 FECR:0000\_0010  
Step 3. Select page buffer. FEMR:1000\_1001  
Step 4. Write 'h00 to page buffer. (Data value is not important.)  
Step 5. Set erase mode. FEMR:1001\_0001.  
(Only main cell area is erased. For bulk erase including OTP area, select OTP area.(set FEMR to 1000\_1101.)  
Step 6. Set FETCR  
Step 7. Start bulk erase. FECR:1000\_1011




Figure 15-7 Parallel Byte Write Timing of Program Memory