## E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	XA
Core Size	16-Bit
Speed	30MHz
Connectivity	UART/USART
Peripherals	PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pxag37kfbd-157

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	1
	1
	1
	2
44-Pin PLCC Package	2
44-Pin LQFP Package	2
LOGIC SYMBOL	2
BLOCK DIAGRAM	3
PIN DESCRIPTIONS	4
SPECIAL FUNCTION REGISTERS	5
(A-G37 TIMER/COUNTERS	8
Timer 0 and Timer 1	8
New Enhanced Mode 0	ç
Mode 1	9
Mode 2	g
Mode 3	g
New Timer-Overflow Toggle Output	10
Timer T2	10
Capture Mode	10
Auto-Reload Mode (Up or Down Counter)	10
Baud Rate Generator Mode	11
Programmable Clock-Out	11
NATCHDOG TIMER	13
Watchdog Function	13
Watchdog Control Register (WDCON)	13
Watchdog Detailed Operation	13
	1/
	14
Sarial Dart Control Degister	14
	10
11 Flag	15
	15
	15
Note Regarding Older XA-G37 Devices	15
CLOCKING SCHEME/BAUD RATE GENERATION	16
Using Timer 2 to Generate Baud Rates	16
Prescaler Select for Timer Clock (TCLK)	16
JART INTERRUPT SCHEME	17
Error Handling, Status Flags and Break Detect	17
Multiprocessor Communications	17
Automatic Address Recognition	17
O PORT OUTPUT CONFIGURATION	19
EXTERNAL BUS	19
RESET	19
RESET OPTIONS	19
POWER REDUCTION MODES	19
NTERRUPTS	20
ABSOLUTE MAXIMUM RATINGS	21
DC ELECTRICAL CHARACTERISTICS	21
	22
AC ELECTRICAL CHARACTERISTICS (VDD = 4.5 V TO 5.5 V)	22
AC ELECTRICAL CHARACTERISTICS (VDD = 2.7 V TO 4.5 V)	23
EPROM CHARACTERISTICS	31
Security Bits	31
REVISION HISTORY	34

XA-G37

#### PIN CONFIGURATIONS 44-Pin PLCC Package



#### 44-Pin LQFP Package



#### LOGIC SYMBOL



#### **BLOCK DIAGRAM**



Product data

Х	A-	Gâ	37
- X X		$\sim$	_

	PIN.	NO.	TYPE	
	PLCC	LQFP		
PSEN	32	26	0	<b>Program Store Enable:</b> The read strobe for external program memory. When the microcontroller accesses external program memory, <b>PSEN</b> is driven low in order to enable memory devices. <b>PSEN</b> is only active when external code accesses are performed.
EA/WAIT/ V <sub>PP</sub>	35	29	I	<b>External Access/Wait:</b> The EA input determines whether the internal program memory of the microcontroller is used for code execution. The value on the EA pin is latched as the external reset input is released and applies during later execution. When latched as a 0, external program memory is used exclusively, when latched as a 1, internal program memory will be used up to its limit, and external program memory used above that point. After reset is released, this pin takes on the function of bus Wait input. If Wait is asserted high during any external bus access, that cycle will be extended until Wait is released. During EPROM programming, this pin is also the programming supply voltage input.
XTAL1	21	15	I	<b>Crystal 1:</b> Input to the inverting amplifier used in the oscillator circuit and input to the internal clock generator circuits.
XTAL2	20	14	0	Crystal 2: Output from the oscillator amplifier.

#### SPECIAL FUNCTION REGISTERS

NAME	DESCRIPTION	SFR ADDRESS	MSB	BIT FUNCTIONS AND ADDRESSES MSB LSI					LSB	RESET VALUE	
									-		
BCR	Bus configuration register	46A	—	—	—	WAITD	BUSD	BC2	BC1	BC0	Note 1
BTRH	Bus timing register high byte	469	DW1	DW0	DWA1	DWA0	DR1	DR0	DRA1	DRA0	FF
BTRL	Bus timing register low byte	468	WM1	WM0	ALEW	—	CR1	CR0	CRA1	CRA0	EF
CS	Code segment	443									00
	Data segment	441									00
ES	Extra segment	442	33F	33E	33D	33C	33B	33A	339	338	00
IEH*	Interrupt enable high byte	427	_	_	-	—	ETI1	ERI1	ETI0	ERI0	00
			337	336	335	334	333	332	331	330	1
IEL*	Interrupt enable low byte	426	EA	—	—	ET2	ET1	EX1	ET0	EX0	00
											1
IPA0	Interrupt priority 0	4A0	_		PT0		—		PX0		00
IPA1	Interrupt priority 1	4A1			PT1		—		PX1		00
IPA2	Interrupt priority 2	4A2			_		—		PT2		00
IPA4	Interrupt priority 4	4A4			PTI0		—		PRI0		00
IPA5	Interrupt priority 5	4A5	-		PTI1		—		PRI1		00
			387	386	385	384	383	382	381	380	
P0*	Port 0	430	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FF
			38F	38E	38D	38C	38B	38A	389	388	
P1*	Port 1	431	T2EX	T2	TxD1	RxD1	A3	A2	A1	WRH	FF
			397	396	395	394	393	392	391	390	
P2*	Port 2	432	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	FF

#### XA-G37 TIMER/COUNTERS

The XA has two standard 16-bit enhanced Timer/Counters: Timer 0 and Timer 1. Additionally, it has a third 16-bit Up/Down timer/counter, T2. A central timing generator in the XA core provides the time-base for all XA Timers and Counters. The timer/event counters can perform the following functions:

- Measure time intervals and pulse duration
- Count external events
- Generate interrupt requests
- Generate PWM or timed output waveforms

All of the timer/counters (Timer 0, Timer 1 and Timer 2) can be independently programmed to operate either as timers or event counters via the C/T bit in the TnCON register. All timers count up unless otherwise stated. These timers may be dynamically read during program execution.

The base clock rate of all of the timers is user programmable. This applies to timers T0, T1, and T2 when running in timer mode (as opposed to counter mode), and the watchdog timer. The clock driving the timers is called TCLK and is determined by the setting of two bits (PT1, PT0) in the System Configuration Register (SCR). The frequency of TCLK may be selected to be the oscillator input divided by 4 (Osc/4), the oscillator input divided by 16 (Osc/16), or the oscillator input divided by 64 (Osc/64). This gives a range of possibilities for the XA timer functions, including baud rate

generation, Timer 2 capture. Note that this single rate setting applies to all of the timers.

When timers T0, T1, or T2 are used in the counter mode, the register will increment whenever a falling edge (high to low transition) is detected on the external input pin corresponding to the timer clock. These inputs are sampled once every 2 oscillator cycles, so it can take as many as 4 oscillator cycles to detect a transition. Thus the maximum count rate that can be supported is Osc/4. The duty cycle of the timer clock inputs is not important, but any high or low state on the timer clock input pins must be present for 2 oscillator cycles before it is guaranteed to be "seen" by the timer logic.

#### Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the special function register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in the TMOD register. Timer modes 1, 2, and 3 in XA are kept identical to the 80C51 timer modes for code compatibility. Only the mode 0 is replaced in the XA by a more powerful 16-bit auto-reload mode. This will give the XA timers a much larger range when used as time bases.

The recommended M1, M0 settings for the different modes are shown in Figure 2.

SCR Ad Not Bit Address Reset Value: 00	ldress:440 able H	MSB LSB — PT1 PT0 CM PZ
PT1	PT0	OPERATING
		Prescaler selection.
0	0	Osc/4
0	1	Osc/16
1	0	Osc/64
1	1	Reserved
СМ		Compatibility Mode allows the XA to execute most translated 80C51 code on the XA. The XA register file must copy the 80C51 mapping to data memory and mimic the 80C51 indirect addressing scheme.
PZ		Page Zero mode forces all program and data addresses to 16-bits only. This saves stack space and speeds up execution but limits memory access to 64k.

Figure 1. System Configuration Register (SCR)

TMOD Ad	dress:45C	MSB		LSB					
Not Bit Addressa Reset Value: 00H	ble I	GATE C/T	M1	M0	GATE	C/T	M1	M0	
									,
		ТІМІ	ER 1			TIME	ER 0		
	GATE	Gating control when "TRn" control bit is s	set. Tin et. Whe	ner/Cou n cleare	nter "n" is ed Timer '	enabled 'n" is ena	only whil bled whei	e "INTn" pi never "TRr	in is high and n" control bit is set.
	C/T	Timer or Counter Selector cleared for Timer operation (input from ir Set for Counter operation (input from "Tn" input pin).					m internal	system clock.)	
M1	MO	OPERATING							
0	0	16-bit auto-reload timer/counter							
0	1	16-bit non-auto-reload timer/counter							
1	0	8-bit auto-reload timer/counter							
1	1	Dual 8-bit timer mode (timer 0 only) SU00605						SU00605	

Figure 2. Timer/Counter Mode Control (TMOD) Register

T2CON Addres	ss:418	MSB	5						LSB	
Bit Addressable Reset Value: 00H		ТІ	F2 EXF2	RCLK0	TCLK0	EXEN2	TR2	C2 or T2	CP or RL2	
BIT	SYMBOL	FUNCTION								
T2CON.7	TF2	Timer 2 over TF2 will not	rflow flag. Se be set when	t by hardwa RCLK0, RC	re on Tim CLK1, TCL	er/Counte K0, TCLK	r overflow 1 or T2OI	. Must be E=1.	cleared by	/ software.
T2CON.6	EXF2	Timer 2 exte EXEN2 is se software.	imer 2 external flag is set when a capture or reload occurs due to a negative transition on T2EX (and XEN2 is set). This flag will cause a Timer 2 interrupt when this interrupt is enabled. EXF2 is cleared by oftware.						on on T2EX (and EXF2 is cleared by	
T2CON.5	RCLK0	Receive Clo	ck Flag.							
T2CON.4	TCLK0	Transmit Clo UART0 inste	Transmit Clock Flag. RCLK0 and TCLK0 are used to select Timer 2 overflow rate as a clock source for UART0 instead of Timer T1.						a clock source for	
T2CON.3	EXEN2	Timer 2 exte	ernal enable b	it allows a	capture or	reload to	occur due	e to a nega	ative trans	ition on T2EX.
T2CON.2	TR2	Start=1/Stop	=0 control fo	r Timer 2.						
T2CON.1	C2 or T2	Timer or cou 0=Internal tin 1=External e	inter select. mer event counter	(falling edg	ge triggere	d)				
T2CON.0	CP or RL2	Capture/Rel If CP/RL2 & ), EXEN2=1 a If RCLK or T	oad flag. EXEN2=1 ca auto reloads CLK=1 the ti	ptures will occur with e mer is set t	occur on r either Time o auto relo	negative tr er 2 overflo pad on Tin	ansitions ows or ne ner 2 over	of T2EX. gative trar flow, this I	nsitions at bit has no	T2EX. effect.
										SU00606

Figure 4. Timer/Counter 2 Control (T2CON) Register

#### New Timer-Overflow Toggle Output

In the XA, the timer module now has two outputs, which toggle on overflow from the individual timers. The same device pins that are used for the T0 and T1 count inputs are also used for the new overflow outputs. An SFR bit (TnOE in the TSTAT register) is associated with each counter and indicates whether Port-SFR data or the overflow signal is output to the pin. These outputs could be used in applications for generating variable duty cycle PWM outputs (changing the auto-reload register values). Also variable frequency (Osc/8 to Osc/8,388,608) outputs could be achieved by adjusting the prescaler along with the auto-reload register values. With a 30.0MHz oscillator, this range would be 3.58Hz to 3.75MHz.

#### Timer T2

Timer 2 in the XA is a 16-bit Timer/Counter which can operate as either a timer or as an event counter. This is selected by C/T2 in the special function register T2CON. Upon timer T2 overflow/underflow, the TF2 flag is set, which may be used to generate an interrupt. It can be operated in one of three operating modes: auto-reload (up or down counting), capture, or as the baud rate generator (for either or both UARTs via SFRs T2MOD and T2CON). These modes are shown in Table 1.

#### Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then timer 2 is a 16-bit timer or counter, which upon overflowing sets bit TF2, the timer 2 overflow bit. This will cause an interrupt when the timer 2 interrupt is enabled.

If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. This will cause an interrupt in the same fashion as TF2 when the Timer 2 interrupt is enabled. The capture mode is illustrated in Figure 7.

#### Auto-Reload Mode (Up or Down Counter)

In the auto-reload mode, the timer registers are loaded with the 16-bit value in T2CAPH and T2CAPL when the count overflows. T2CAPH and T2CAPL are initialized by software. If the EXEN2 bit in T2CON is set, the timer registers will also be reloaded and the EXF2 flag set when a 1-to-0 transition occurs at input T2EX. The auto-reload mode is shown in Figure 8.

In this mode, Timer 2 can be configured to count up or down. This is done by setting or clearing the bit DCEN (Down Counter Enable) in the T2MOD special function register (see Table 1). The T2EX pin then controls the count direction. When T2EX is high, the count is in the up direction, when T2EX is low, the count is in the down direction.

Figure 8 shows Timer 2, which will count up automatically, since DCEN = 0. In this mode there are two options selected by bit EXEN2 in the T2CON register. If EXEN2 = 0, then Timer 2 counts up to FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in T2CAPL and T2CAPH, whose values are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. If enabled, either TF2 or EXF2 bit can generate the Timer 2 interrupt.

In Figure 9, the DCEN = 1; this enables the Timer 2 to count up or down. In this mode, the logic level of T2EX pin controls the direction of count. When a logic '1' is applied at pin T2EX, the Timer 2 will count up. The Timer 2 will overflow at FFFFH and set the TF2 flag, which can then generate an interrupt if enabled. This timer overflow, also causes the 16-bit value in T2CAPL and T2CAPH to be reloaded into the timer registers TL2 and TH2, respectively.

A logic '0' at pin T2EX causes Timer 2 to count down. When counting down, the timer value is compared to the 16-bit value contained in T2CAPH and T2CAPL. When the value is equal, the

timer register is loaded with FFFF hex. The underflow also sets the TF2 flag, which can generate an interrupt if enabled.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution, if needed. the EXF2 flag does not generate an interrupt in this mode. As the baud rate generator, timer T2 is incremented by TCLK.

#### **Baud Rate Generator Mode**

By setting the TCLKn and/or RCLKn in T2CON or T2MOD, the Timer 2 can be chosen as the baud rate generator for either or both UARTs. The baud rates for transmit and receive can be simultaneously different.

#### **Programmable Clock-Out**

A 50% duty cycle clock can be programmed to come out on P1.6. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed (1) to input the external clock for Timer/Counter 2 or (2) to output a 50% duty cycle clock ranging from 3.58Hz to 3.75MHz at a 30MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (TCAP2H, TCAP2L) as shown in this equation:

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate will be 1/8 of the Clock-Out frequency.

#### Table 1. Timer 2 Operating Modes

TR2	CP/RL2	RCLK+TCLK	DCEN	MODE
0	Х	Х	Х	Timer off (stopped)
1	0	0	0	16-bit auto-reload, counting up
1	0	0	1	16-bit auto-reload, counting up or down depending on T2EX pin
1	1	0	Х	16-bit capture
1	X	1	Х	Baud rate generator

TSTAT Address:411 Bit Addressable		MSB					LSB
Reset Value: 00H				—	T1OE	—	TOOE
BIT	SYMBOL	FUNCTION					
TSTAT.2	T1OE	When 0, this bit allows the When 1, T1 acts as an outp	T1 pin to clock Tir tput and toggles at	ner 1 whe every Tim	n in the co ner 1 overf	ounter mo low.	de.
TSTAT.0	TOOE	When 0, this bit allows the When 1, T0 acts as an outp	T0 pin to clock Tir to to the time to the total to the total toggles at	ner 0 whe every Tim	n in the co ner 0 overf	ounter mo low.	de.

Figure 5. Timer 0 And 1 Extended Status (TSTAT)

Addressable eset Value: 00H       —       —       RCLK1       TCLK1       —       —       T2OE       DCEN         BIT       SYMBOL       FUNCTION       Receive Clock Flag.       Transmit Cl	T2MOD A	Address:419	MSB							LSB
BIT       SYMBOL       FUNCTION         T2MOD.5       RCLK1       Receive Clock Flag.         T2MOD.4       TCLK1       Transmit Clock Flag. RCLK1 and TCLK1 are used to select Timer 2 overflow rate as a for UART1 instead of Timer T1.         T2MOD.1       T2OE       When 0, this bit allows the T2 pin to clock Timer 2 when in the counter mode. When 1, T2 acts as an output and toggles at every Timer 2 overflow.         T2MOD.0       DCEN       Controls count direction for Timer 2 in autoreload mode. DCEN=0 counter set to count up only	Bit Addressable Reset Value: 00H		—	_	RCLK1	TCLK1	—	_	T2OE	DCEN
BIT         SYMBOL         FUNCTION           T2MOD.5         RCLK1         Receive Clock Flag.           T2MOD.4         TCLK1         Transmit Clock Flag. RCLK1 and TCLK1 are used to select Timer 2 overflow rate as a for UART1 instead of Timer T1.           T2MOD.1         T2OE         When 0, this bit allows the T2 pin to clock Timer 2 when in the counter mode. When 1, T2 acts as an output and toggles at every Timer 2 overflow.           T2MOD.0         DCEN         Controls count direction for Timer 2 in autoreload mode. DCEN=0 counter set to count up only										,,
T2MOD.5       RCLK1       Receive Clock Flag.         T2MOD.4       TCLK1       Transmit Clock Flag. RCLK1 and TCLK1 are used to select Timer 2 overflow rate as a for UART1 instead of Timer T1.         T2MOD.1       T2OE       When 0, this bit allows the T2 pin to clock Timer 2 when in the counter mode. When 1, T2 acts as an output and toggles at every Timer 2 overflow.         T2MOD.0       DCEN       Controls count direction for Timer 2 in autoreload mode. DCEN=0 counter set to count up only	BIT	SYMBOL	FUNCTION							
<ul> <li>T2MOD.4 TCLK1 Transmit Clock Flag. RCLK1 and TCLK1 are used to select Timer 2 overflow rate as a for UART1 instead of Timer T1.</li> <li>T2MOD.1 T2OE When 0, this bit allows the T2 pin to clock Timer 2 when in the counter mode. When 1, T2 acts as an output and toggles at every Timer 2 overflow.</li> <li>T2MOD.0 DCEN Controls count direction for Timer 2 in autoreload mode. DCEN=0 counter set to count up only</li> </ul>	T2MOD.5	RCLK1	Receive Clock F	lag.						
T2MOD.1T2OEWhen 0, this bit allows the T2 pin to clock Timer 2 when in the counter mode. When 1, T2 acts as an output and toggles at every Timer 2 overflow.T2MOD.0DCENControls count direction for Timer 2 in autoreload mode. DCEN=0 counter set to count up only	T2MOD.4	TCLK1	Transmit Clock F	lag. RCL	<1 and TC r T1.	LK1 are u	sed to se	lect Timer	2 overflov	w rate as a
T2MOD.0 DCEN Controls count direction for Timer 2 in autoreload mode. DCEN=0 counter set to count up only	T2MOD.1	T2OE	When 0, this bit When 1, T2 acts	allows the as an out	T2 pin to put and to	clock Time ggles at e	er 2 when very Time	in the cou er 2 overflo	unter mod ow.	е.
DCEN=1 counter set to count up or down, depending on T2EX (see text).	T2MOD.0	DCEN	Controls count d DCEN=0 counte DCEN=1 counte	irection fo r set to co r set to co	r Timer 2 i unt up onl unt up or o	n autorelo y down, dep	ad mode. ending or	n T2EX (se	ee text).	

Figure 6. Timer 2 Mode Control (T2MOD)



Figure 7. Timer 2 in Capture Mode



Figure 8. Timer 2 in Auto-Reload Mode (DCEN = 0)



Figure 9. Timer 2 Auto Reload Mode (DCEN = 1)

XA-G37

## XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs



Figure 10. Watchdog Timer in XA-G37

When the watchdog underflows, the following action takes place (see Figure 10):

- Autoload takes place.
- Watchdog time-out flag is set
- Watchdog run bit unchanged.
- Autoload (WDL) register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will be loaded from the reset vector as in the case of an internal reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

#### WDCON Register Bit Definitions

WDCON.7	PRE2	Prescaler Select 2, reset to 1
WDCON.6	PRE1	Prescaler Select 1, reset to 1
WDCON.5	PRE0	Prescaler Select 0, reset to 1
WDCON.4		
WDCON.3		
WDCON.2	WDRUN	Watchdog Run Control bit, reset to 1
WDCON.1	WDTOF	Timeout flag
WDCON.0		

#### UARTs

The XA-G37 includes 2 UART ports that are compatible with the enhanced UART used on the 8xC51FB. Baud rate selection is somewhat different due to the clocking scheme used for the XA timers.

Some other enhancements have been made to UART operation. The first is that there are separate interrupt vectors for each UART's transmit and receive functions. The UART transmitter has been double buffered, allowing packed transmission of data with no gaps between bytes and less critical interrupt service routine timing. A break detect function has been added to the UART. This operates independently of the UART itself and provides a start-of-break status bit that the program may test. Finally, an Overrun Error flag has been added to detect missed characters in the received data stream. The double buffered UART transmitter may require some software changes in code written for the original XA-G37 single buffered UART. Each UART baud rate is determined by either a fixed division of the oscillator (in UART modes 0 and 2) or by the timer 1 or timer 2 overflow rate (in UART modes 1 and 3).

Timer 1 defaults to clock both UART0 and UART1. Timer 2 can be programmed to clock either UART0 through T2CON (via bits R0CLK and T0CLK) or UART1 through T2MOD (via bits R1CLK and T1CLK). In this case, the UART not clocked by T2 could use T1 as the clock source.

The serial port receive and transmit registers are both accessed at Special Function Register SnBUF. Writing to SnBUF loads the transmit register, and reading SnBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

**Mode 0: Serial I/O expansion mode.** Serial data enters and exits through RxDn. TxDn outputs the shift clock. 8 bits are transmitted/received (LSB first). (The baud rate is fixed at 1/16 the oscillator frequency.)

**Mode 1: Standard 8-bit UART mode.** 10 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SnCON. The baud rate is variable.

**Mode 2: Fixed rate 9-bit UART mode.** 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8\_n in SnCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8\_n. On receive, the 9th data bit goes into RB8\_n in Special Function Register SnCON, while the stop bit is ignored. The baud rate is programmable to 1/32 of the oscillator frequency.

**Mode 3: Standard 9-bit UART mode.** 11 bits are transmitted (through TxDn) or received (through RxDn): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SnBUF as a destination register. Reception is initiated in Mode 0 by the condition  $RI_n = 0$  and  $REN_n = 1$ . Reception is initiated in the other modes by the incoming start bit if  $REN_n = 1$ .

#### Serial Port Control Register

The serial port control and status register is the Special Function Register SnCON, shown in Figure 12. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8\_n and RB8\_n), and the serial port interrupt bits (TI\_n and RI\_n).

#### TI Flag

In order to allow easy use of the double buffered UART transmitter feature, the TI\_n flag is set by the UART hardware under two conditions. The first condition is the completion of any byte transmission. This occurs at the end of the stop bit in modes 1, 2, or 3, or at the end of the eighth data bit in mode 0. The second condition is when SnBUF is written while the UART transmitter is idle. In this case, the TI\_n flag is set in order to indicate that the second UART transmitter buffer is still available.

Typically, UART transmitters generate one interrupt per byte transmitted. In the case of the XA UART, one additional interrupt is generated as defined by the stated conditions for setting the TI\_n flag. This additional interrupt does not occur if double buffering is bypassed as explained below. Note that if a character oriented approach is used to transmit data through the UART, there could be a second interrupt for each character transmitted, depending on the timing of the writes to SBUF. For this reason, it is generally better to bypass double buffering when the UART transmitter is used in character oriented mode. This is also true if the UART is polled rather than interrupt driven, and when transmission is character oriented rather than message or string oriented. The interrupt occurs at the end of the last byte transmitted when the UART becomes idle. Among other things, this allows a program to determine when a message has been transmitted completely. The interrupt service routine should handle this additional interrupt.

The recommended method of using the double buffering in the application program is to have the interrupt service routine handle a single byte for each interrupt occurrence. In this manner the program essentially does not require any special considerations for double buffering. Unless higher priority interrupts cause delays in the servicing of the UART transmitter interrupt, the double buffering will result in transmitted bytes being tightly packed with no intervening gaps.

#### 9-bit Mode

Please note that the ninth data bit (TB8) is not double buffered. Care must be taken to insure that the TB8 bit contains the intended data at the point where it is transmitted. Double buffering of the UART transmitter may be bypassed as a simple means of synchronizing TB8 to the rest of the data stream.

#### **Bypassing Double Buffering**

The UART transmitter may be used as if it is single buffered. The recommended UART transmitter interrupt service routine (ISR) technique to bypass double buffering first clears the TI\_n flag upon entry into the ISR, as in standard practice. This clears the interrupt that activated the ISR. Secondly, the TI\_n flag is cleared immediately following each write to SnBUF. This clears the interrupt flag that would otherwise direct the program to write to the second transmitter buffer. If there is any possibility that a higher priority interrupt might become active between the write to SnBUF and the clearing of the TI\_n flag, the interrupt system may have to be temporarily disabled during that sequence by clearing, then setting the EA bit in the IEL register.

#### Note Regarding Older XA-G37 Devices

Older versions of the XA-G30, XA-G37, and XA-G35 emulation bondout devices do not have the double buffering feature enabled. Contact factory for details.

XA-G37

## XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs

#### I/O PORT OUTPUT CONFIGURATION

Each I/O port pin can be user configured to one of 4 output types. The types are Quasi-bidirectional (essentially the same as standard 80C51 family I/O ports), Open-Drain, Push-Pull, and Off (high impedance). The default configuration after reset is Quasi-bidirectional. However, in the ROMless mode (the  $\overline{EA}$  pin is low at reset), the port pins that comprise the external data bus will default to push-pull outputs.

I/O port output configurations are determined by the settings in port configuration SFRs. There are 2 SFRs for each port, called PnCFGA and PnCFGB, where "n" is the port number. One bit in each of the 2 SFRs relates to the output setting for the corresponding port pin, allowing any combination of the 2 output types to be mixed on those port pins. For instance, the output type of port 1 pin 3 is controlled by the setting of bit 3 in the SFRs P1CFGA and P1CFGB.

Table 4 shows the configuration register settings for the 4 port output types. The electrical characteristics of each output type may be found in the DC Characteristic table.

**Table 4. Port Configuration Register Settings** 

PnCFGB	PnCFGA	Port Output Mode		
0	0	Open Drain		
0	1	Quasi-bidirectional		
1	0	Off (high impedance)		
1	1	Push-Pull		

#### NOTE:

Mode changes may cause glitches to occur during transitions. When modifying both registers, WRITE instructions should be carried out consecutively.

#### **EXTERNAL BUS**

The external program/data bus allows for 8-bit or 16-bit bus width, and address sizes from 12 to 20 bits. The bus width is selected by an input at reset (see Reset Options below), while the address size is set by the program in a configuration register. If all off-chip code is selected (through the use of the  $\overline{EA}$  pin), the initial code fetches will be done with the maximum address size (20 bits).

#### RESET

The device is reset whenever a logic "0" is applied to RST for at least 10 microseconds, placing a low level on the pin re-initializes the on-chip logic. Reset must be asserted when power is initially applied to the XA and held until the oscillator is running.

The duration of reset must be extended when power is initially applied or when using reset to exit power down mode. This is due to the need to allow the oscillator time to start up and stabilize. For most power supply ramp up conditions, this time is 10 milliseconds. As it is brought high again, an exception is generated which causes the processor to jump to the address contained in the memory location 0000. The destination of the reset jump must be located in the first 64k of code address on power-up, all vectors are 16-bit values and so point to page zero addresses only. After a reset the RAM contents are indeterminate.



Figure 15. Recommended Reset Circuit

#### **RESET OPTIONS**

The EA pin is sampled on the rising edge of the RST pulse, and determines whether the device is to begin execution from internal or external code memory. EA pulled high configures the XA in single-chip mode. If EA is driven low, the device enters ROMless mode. After Reset is released, the EA/WAIT pin becomes a bus wait signal for external bus transactions.

The BUSW/P3.5 pin is weakly pulled high while reset is asserted, allowing simple biasing of the pin with a resistor to ground to select the alternate bus width. If the BUSW pin is not driven at reset, the weak pullup will cause a 1 to be loaded for the bus width, giving a 16-bit external bus. BUSW may be pulled low with a 2.7K or smaller value resistor, giving an 8-bit external bus. The bus width setting from the BUSW pin may be overridden by software once the user program is running.

Both  $\overline{\text{EA}}$  and BUSW must be held for three oscillator clock times after reset is deasserted to guarantee that their values are latched correctly.

#### POWER REDUCTION MODES

The XA-G37 supports Idle and Power Down modes of power reduction. The idle mode leaves some peripherals running to allow them to wake up the processor when an interrupt is generated. The power down mode stops the oscillator in order to minimize power. The processor can be made to exit power down mode via reset or one of the external interrupt inputs. In order to use an external interrupt to re-activate the XA while in power down mode, the external interrupt must be enabled and be configured to level sensitive mode. In power down mode, the power supply voltage may be reduced to the RAM keep-alive voltage (2 V), retaining the RAM, register, and SFR values at the point where the power down mode was entered.

#### ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to +125	°C
Storage temperature range	-65 to +150	°C
Voltage on $\overline{EA}/V_{PP}$ pin to $V_{SS}$	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	–0.5 to V <sub>DD</sub> +0.5 V	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

#### DC ELECTRICAL CHARACTERISTICS

V<sub>DD</sub> = 2.7 V to 5.5 V unless otherwise specified; V<sub>DD</sub> = T<sub>amb</sub> = 0 to 70 °C for commercial, -40 °C to +85 °C for industrial, unless otherwise specified.

SYMBOL	DADAMETED	TEST CONDITIONS	LIMITS			
STWIDUL	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Supplies						
I <sub>DD</sub>	Supply current operating <sup>9,10</sup>	f <sub>osc</sub> = 30 MHz	-	60	80	mA
I <sub>ID</sub>	Idle mode supply current <sup>9,10</sup>	f <sub>osc</sub> = 30 MHz	-	22	30	mA
I <sub>PD</sub>	Power-down current	-	-	15	100	μΑ
I <sub>PDI</sub>	Power-down current (–40°C to +85°C)	-	-		150	μΑ
V <sub>RAM</sub>	RAM-keep-alive voltage	RAM-keep-alive voltage	1.5		-	V
V <sub>IL</sub>	Input low voltage	-	-0.5		0.22 V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage, except XTAL1, RST	At 5.0 V	2.2		-	V
		At 3.3 V	2		-	V
V <sub>IH1</sub>	Input high voltage to XTAL1, RST	For both 3.0 & 5.0 V	0.7 V <sub>DD</sub>		-	V
N/		I <sub>OL</sub> = 3.2mA, V <sub>DD</sub> = 5.0 V	-		0.5	V
VOL	Output low voltage all ports, ALE, PSEN*	1.0mA, V <sub>DD</sub> = 3.0 V	-		0.4	V
V <sub>OH1</sub> Output high voltage all p	Output high voltage all parts ALE DEEN1	$I_{OH} = -100 \mu A, V_{DD} = 4.5 V$	2.4		-	V
	Output high voltage all ports, ALE, PSEN	$I_{OH} = -15 \mu A, V_{DD} = 2.7 V$	2.0		-	V
V <sub>OH2</sub> Output high	Output high voltage parts D0 2 ALE DEEN?	I <sub>OH</sub> = 3.2mA, V <sub>DD</sub> = 4.5 V	2.4		-	V
	Output high voltage, ports P0–3, ALE, PSEN <sup>2</sup>	I <sub>OH</sub> = 1mA, V <sub>DD</sub> = 2.7 V	2.2		-	V
C <sub>IO</sub>	Input/Output pin capacitance	-	_		15	pF
I <sub>IL</sub>	Logical 0 input current, P0–3 <sup>6</sup>	V <sub>IN</sub> = 0.45 V	-	-25	-75	μΑ
I <sub>LI</sub>	Input leakage current, P0–3 <sup>5</sup>	$V_{IN} = V_{IL} \text{ or } V_{IH}$	-		±10	μΑ
I <sub>TL</sub>	Logical 1 to 0 transition current all ports <sup>4</sup>	At 5.5 V	-		-650	μΑ

NOTES:

1. Ports in Quasi bi-directional mode with weak pull-up (applies to ALE, PSEN only during RESET).

2. Ports in Push-Pull mode, both pull-up and pull-down assumed to be same strength

3. In all output modes

4. Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when VIN is approximately 2 V.

5. Measured with port in high impedance output mode.

6. Measured with port in quasi-bidirectional output mode.

Load capacitance for all outputs=80 pF. 7.

8. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:

Maximum IOL per port pin: 15 mA (\*NOTE: This is 85°C specification for  $V_{DD} = 5$  V.)

Maximum IOL per 8-bit port: 26 mA

Maximum total IOL for all output: 71 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

9. See Figures 25, 26, 29, and 30 for I<sub>DD</sub> test conditions, and Figures 27 and 28 for I<sub>CC</sub> vs. Frequency.

Max. 5 V Active  $I_{DD}$  = (fosc \* 1.77 mA) + 7 mA Max. 5 V Idle  $I_{DD}$  = (fosc \* 0.87 mA) + 4 mA

- Max. 3 V Active I<sub>DD</sub> = (fosc \* 0.77 mA) + 7 mA
- Max. 3 V Idle I<sub>DD</sub> = (fosc \* 0.54 mA) + 4 mA

10. V<sub>DDMIN</sub> = 2.85 V for operating at f<sub>OSC</sub> = 30 MHz and -40 °C to +85 °C

#### AC ELECTRICAL CHARACTERISTICS ( $V_{DD} = 2.7 \text{ V TO } 4.5 \text{ V}$ )

 $T_{amb} = 0$  to +70 °C for commercial, -40 °C to +85 °C for industrial.

	FIGURE		VARIABL	VARIABLE CLOCK		
STWIDOL	FIGURE	FARAIMETER	MIN	МАХ	UNIT	
Address Cy	cle			-	_	
t <sub>CRAR</sub>	21	Delay from clock rising edge to ALE rising edge	15	60	ns	
t <sub>LHLL</sub>	16	ALE pulse width (programmable)	(V1 * t <sub>C</sub> ) – 10		ns	
t <sub>AVLL</sub>	16	Address valid to ALE de-asserted (set-up)	(V1 * t <sub>C</sub> ) – 18		ns	
t <sub>LLAX</sub>	16	Address hold after ALE de-asserted	$(t_{\rm C}/2) - 12$		ns	
Code Read	Cycle			_	_	
t <sub>PLPH</sub>	16	PSEN pulse width	(V2 * t <sub>C</sub> ) – 12		ns	
t <sub>LLPL</sub>	16	ALE de-asserted to PSEN asserted	$(t_{\rm C}/2) - 9$		ns	
t <sub>AVIVA</sub>	16	Address valid to instruction valid, ALE cycle (access time)		(V3 * t <sub>C</sub> ) – 58	ns	
t <sub>AVIVB</sub>	17	Address valid to instruction valid, non-ALE cycle (access time)		(V4 * t <sub>C</sub> ) – 52	ns	
t <sub>PLIV</sub>	16	PSEN asserted to instruction valid (enable time)		(V2 * t <sub>C</sub> ) – 52	ns	
t <sub>PXIX</sub>	16	Instruction hold after PSEN de-asserted	0		ns	
t <sub>PXIZ</sub>	16	Bus 3-State after PSEN de-asserted (disable time)		t <sub>C</sub> - 8	ns	
t <sub>IXUA</sub>	16	Hold time of unlatched part of address after instruction latched	0		ns	
Data Read C	Cycle				_	
t <sub>RLRH</sub>	18	RD pulse width	(V7 * t <sub>C</sub> ) – 12		ns	
t <sub>LLRL</sub>	18	ALE de-asserted to RD asserted	$(t_{\rm C}/2) - 9$		ns	
t <sub>AVDVA</sub>	18	Address valid to data input valid, ALE cycle (access time)		(V6 * t <sub>C</sub> ) – 58	ns	
t <sub>AVDVB</sub>	19	Address valid to data input valid, non-ALE cycle (access time)		(V5 * t <sub>C</sub> ) – 52	ns	
t <sub>RLDV</sub>	18	RD low to valid data in, enable time		(V7 * t <sub>C</sub> ) – 52	ns	
t <sub>RHDX</sub>	18	Data hold time after RD de-asserted	0		ns	
t <sub>RHDZ</sub>	18	Bus 3-State after $\overline{RD}$ de-asserted (disable time)		t <sub>C</sub> - 8	ns	
t <sub>DXUA</sub>	18	Hold time of unlatched part of address after data latched	0		ns	
Data Write O	Cycle					
t <sub>WLWH</sub>	20	WR pulse width	(V8 * t <sub>C</sub> ) – 12		ns	
t <sub>LLWL</sub>	20	ALE falling edge to WR asserted	(V12 * t <sub>C</sub> ) – 10		ns	
t <sub>QVWX</sub>	20	Data valid before WR asserted (data setup time)	(V13 * t <sub>C</sub> ) – 28		ns	
t <sub>WHQX</sub>	20	Data hold time after $\overline{WR}$ de-asserted (Note 6)	(V11 * t <sub>C</sub> ) – 8		ns	
t <sub>AVWL</sub>	20	Address valid to $\overline{\text{WR}}$ asserted (address setup time) (Note 5)	(V9 * t <sub>C</sub> ) – 28		ns	
tUAWH	20	Hold time of unlatched part of address after WR is de-asserted	(V11 * t <sub>C</sub> ) – 10		ns	
Wait Input						
t <sub>WTH</sub>	21	WAIT stable after bus strobe (RD, WR, or PSEN) asserted		(V10 * t <sub>C</sub> ) – 40	ns	
t <sub>WTL</sub>	21	WAIT hold after bus strobe (RD, WR, or PSEN) assertion	(V10 * t <sub>C</sub> ) – 5		ns	

#### NOTES:

1. Load capacitance for all outputs = 80 pF.

 Variables V1 through V13 reflect programmable bus timing, which is programmed via the Bus Timing registers (BTRH and BTRL). Refer to the XA User Guide for details of the bus timing settings.

V1) This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL register.

V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.

V2) This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits or the CRA1, CRA0, and ALEW bits in the BTRL register.

For a bus cycle with no ALE, V2 = 1 if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that during burst
mode code fetches, PSEN does not exhibit transitions at the boundaries of bus cycles. V2 still applies for the purpose of
determining peripheral timing requirements.

For a bus cycle with an ALE, V2 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 = 10, and 5 if CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5).

Example: If CRA1/0 = 10 and ALEW = 1, the V2 = 4 - (1.5 + 0.5) = 2.





Figure 16. External Program Memory Read Cycle (ALE Cycle)



Figure 17. External Program Memory Read Cycle (Non-ALE Cycle)



Figure 18. External Data Memory Read Cycle (ALE Cycle)



Figure 19. External Data Memory Read Cycle (Non-ALE Cycle) 8 Bit Bus Only



Figure 20. External Data Memory Write Cycle



Figure 21. WAIT Signal Timing



Figure 22. External Clock Drive







Figure 24. Float Waveform



Figure 25. I<sub>DD</sub> Test Condition, Active Mode All other pins are disconnected



Figure 26. I<sub>DD</sub> Test Condition, Idle Mode All other pins are disconnected









Figure 30.  $I_{DD}$  Test Condition, Power Down Mode All other pins are disconnected.  $V_{DD}$ =2 V to 5.5 V

Product data





OUTLINE REFERENCES				EUROPEAN		
VERSION	IEC	JEDEC	EDEC JEITA PROJ		PROJECTION	ISSUE DATE
SOT187-2	112E10	MS-018	EDR-7319			<del>-99-12-27-</del> 01-11-14

Product data