
# E. Renesas Electronics America Inc - UPD70F3803GA-GAM-AX Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CSI, EBI/EMI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 6x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3803ga-gam-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Conventions

Data significance:	Higher digits on the left and lower digits on the right
Active low representation:	xxx (overscore over pin or signal name)
Memory map address:	Higher addresses on the top and lower addresses on the
	bottom
Note:	Footnote for item marked with Note in the text
Caution:	Information requiring particular attention
Remark:	Supplementary information
Numeric representation:	Binary xxxx or xxxxB
	Decimal xxxx
	Hexadecimal xxxxH
Prefix indicating power of 2 (ac	ldress space, memory capacity):
	K (kilo): 2 <sup>10</sup> = 1,024
	M (mega): 2 <sup>20</sup> = 1,024 <sup>2</sup>

G (giga):  $2^{30} = 1,024^{3}$ 

Address	Function Register Name	Symbol	R/W	Manip	ulatab	le Bits	Default Value
				1	8	16	
FFFFF590H	TMP0 control register 0	TP0CTL0	R/W	$\checkmark$	$\checkmark$		00H
FFFFF591H	TMP0 control register 1	TP0CTL1		$\checkmark$	$\checkmark$		00H
FFFFF592H	TMP0 I/O control register 0	TP0IOC0		$\checkmark$	$\checkmark$		00H
FFFF593H	TMP0 I/O control register 1	TP0IOC1		$\checkmark$	$\checkmark$		00H
FFFFF594H	TMP0 I/O control register 2	TP0IOC2		$\checkmark$	$\checkmark$		00H
FFFFF595H	TMP0 option register 0	TP0OPT0		$\checkmark$	$\checkmark$		00H
FFFFF596H	TMP0 capture/compare register 0	TP0CCR0					0000H
FFFF598H	TMP0 capture/compare register 1	TP0CCR1					0000H
FFFF59AH	TMP0 counter read buffer register	TP0CNT	R				0000H
FFFF5A0H	TMP1 control register 0	TP1CTL0	R/W	$\checkmark$	$\checkmark$		00H
FFFF5A1H	TMP1 control register 1	TP1CTL1		$\checkmark$	$\checkmark$		00H
FFFF5A2H	TMP1 I/O control register 0	TP1IOC0		$\checkmark$	$\checkmark$		00H
FFFF5A3H	TMP1 I/O control register 1	TP1IOC1		$\checkmark$	$\checkmark$		00H
FFFF5A4H	TMP1 I/O control register 2	TP1IOC2		$\checkmark$	$\checkmark$		00H
FFFF5A5H	TMP1 option register 0	TP1OPT0		$\checkmark$	$\checkmark$		00H
FFFF5A6H	TMP1 capture/compare register 0	TP1CCR0					0000H
FFFF5A8H	TMP1 capture/compare register 1	TP1CCR1		-			0000H
FFFF5AAH	TMP1 counter read buffer register	TP1CNT	R				0000H
FFFF5B0H	TMP2 control register 0	TP2CTL0	R/W	$\checkmark$	$\checkmark$		00H
FFFF5B1H	TMP2 control register 1	TP2CTL1		$\checkmark$	$\checkmark$		00H
FFFF5B2H	TMP2 I/O control register 0	TP2IOC0		$\checkmark$	$\checkmark$		00H
FFFF5B3H	TMP2 I/O control register 1	TP2IOC1		$\checkmark$	$\checkmark$		00H
FFFF5B4H	TMP2 I/O control register 2	TP2IOC2		$\checkmark$	$\checkmark$		00H
FFFF5B5H	TMP2 option register 0	TP2OPT0		$\checkmark$	$\checkmark$		00H
FFFF5B6H	TMP2 capture/compare register 0	TP2CCR0					0000H
FFFF5B8H	TMP2 capture/compare register 1	TP2CCR1				$\checkmark$	0000H
FFFF5BAH	TMP2 counter read buffer register	TP2CNT	R			$\checkmark$	0000H
FFFF5C0H	TMP3 control register 0	TP3CTL0	R/W	$\checkmark$	$\checkmark$		00H
FFFFF5C1H	TMP3 control register 1	TP3CTL1		$\checkmark$	$\checkmark$		00H
FFFF5C2H	TMP3 I/O control register 0	TP3IOC0		$\checkmark$	$\checkmark$		00H
FFFF5C3H	TMP3 I/O control register 1	TP3IOC1		$\checkmark$	$\checkmark$		00H
FFFF5C5H	TMP3 option register 0	TP3OPT0		$\checkmark$	$\checkmark$		00H
FFFF5C6H	TMP3 capture/compare register 0	TP3CCR0				$\checkmark$	0000H
FFFF5C8H	TMP3 capture/compare register 1	TP3CCR1				$\checkmark$	0000H
FFFF5CAH	TMP3 counter read buffer register	<b>TP3CNT</b>	R			$\checkmark$	0000H
FFFF5D0H	TMP4 control register 0	TP4CTL0	R/W	$\checkmark$	$\checkmark$		00H
FFFF5D1H	TMP4 control register 1	TP4CTL1		$\checkmark$	$\checkmark$		00H
FFFF5D2H	TMP4 I/O control register 0	TP4IOC0		$\checkmark$	$\checkmark$		00H
FFFF5D3H	TMP4 I/O control register 1	TP4IOC1		$\checkmark$	$\checkmark$		00H
FFFF5D4H	TMP4 I/O control register 2	TP4IOC2		$\checkmark$	$\checkmark$		00H
FFFF5D5H	TMP4 option register 0	TP4OPT0		$\checkmark$	$\checkmark$		00H



(a) TMPn control register 0 (TPnCTL0) TPnCE TPnCKS2 TPnCKS1 TPnCKS0 TPnCTL0 0 0/1 0/1 0 0 0 0/1 0/1 These bits select the count clock. 0: Stop counting 1: Enable counting. (b) TMPn control register 1 (TPnCTL1) TPnEST TPnEEE TPnMD2 TPnMD1 TPnMD0 TPnCTL1 0 0/1 0 0 0 0 0 1 0, 1, 0: External trigger pulse output mode Writing 1 generates a software trigger. (c) TMPn I/O control register 0 (TPnIOC0) TPnOL1 TPnOE1 TPnOL0 TPnOE0 TPnIOC0 0/1<sup>Note</sup> 0/1<sup>Note</sup> 0 0 0 0 0/1 0/1 0: Disable TOPn0 pin output 1: Enable TOPn0 pin output Output level when TOPn0 pin is disabled: 0: Low level 1: High level 0: Disable TOPn1 pin output. 1: Enable TOPn1 pin output. Active level of TOPn1 pin output: 0: High level 1: Low level • When TPnOL1 bit is 0: • When TPnOL1 bit is 1: 16-bit counter 16-bit counter TOPn1 pin output TOPn1 pin output Note Set this bit to 0 when not using the TOPn0 pin in external trigger pulse output mode.

Figure 6-28. Register Settings in External Trigger Pulse Output Mode (1/2)



# (b) Operation when TQ0CCR0 register is set to FFFFH

When the TQ0CCR0 register is set to FFFFH, the 16-bit counter increments up to FFFFH and is reset to 0000H in synchronization with the next increment timing. The INTTQ0CC0 signal is then generated and the output of the TOQ00 pin is inverted. At this time, an overflow interrupt request signal (INTTQ0OV) is not generated, nor is the overflow flag (TQ0OPT0.TQ0OVF bit) set to 1.





Figure 7-11. Operation of Interval Timer When TQ0CCR0 Register Is Set to FFFFH



If the value of the TQ0CCRk register is greater than the value of the TQ0CCR0 register, the value of the 16-bit counter will not match the value of the TQ0CCRk register. Consequently, the INTTQ0CCk signal is not generated, nor is the output of the TOQ0k pin changed.

A chart showing the timing of operations when the value of the TQ0CCRk register ( $D_{k1}$ ) is greater than the value of the TQ0CCR0 register ( $D_{01}$ ) is shown below.

Remark k = 1 to 3











Figure 7-55. Register Settings in Free-Running Timer Mode (1/3)



# 10.4.2 Rewriting each counter during real-time counter operation

Set as follows when rewriting each counter (RC1SEC, RC1MIN, RC1HOUR, RC1WEEK, RC1DAY, RC1MONTH, RC1YEAR) during real-time counter operation (RC1PWR = 1).








# (3) One-shot select mode

In this mode, the voltage of the analog input pin specified by the ADA0S register is converted into a digital value only once.

The conversion result is stored in the ADA0CRn register corresponding to the analog input pin. In this mode, an analog input pin and an ADA0CRn register correspond on a one-to-one basis. When A/D conversion has been completed once, the INTAD signal is generated. A/D conversion is stopped after it has been completed.





## (4) One-shot scan mode

In this mode, analog input pins are sequentially selected, from the ANI0 pin to the pin specified by the ADA0S register, and their values are converted into digital values .

Each conversion result is stored in the ADA0CRn register corresponding to the analog input pin. When conversion of the analog input pin specified by the ADA0S register is complete, the INTAD signal is generated. A/D conversion is stopped after it has been completed.



# 15.3.2 UARTA1 and I<sup>2</sup>C02 mode switching

In the V850ES/JC3-L (48-pin), V850ES/JE3-L, UARTA1 and I<sup>2</sup>C02 share pins and therefore cannot be used simultaneously. To use the UARTA1 function, specify the UARTA1 mode in advance by using the PMC9, PFC9, and PFCE9 registers.

Switching the operation mode between UARTA1 and I<sup>2</sup>C02 are described below.

# Caution Transmission and reception by UARTA1 and I<sup>2</sup>C02 are not guaranteed if these operation modes are switched during transmission or reception. Be sure to stop the serial interface that is not being used.


Figure 15-3. Switching UARTA1 and I<sup>2</sup>C02 Operation Modes

After re	set: 0000H	R/W	Address	: FFFFF45	2H, FFFF	<sup>=</sup> 453H		
	15	14	13	12	11	10	9	8
PMC9	PMC915	PMC914	PMC913	PMC912	PMC911	PMC910	PMC99	PMC98
	7	6	5	4	3	2	1	0
	PMC97	PMC96	0	PMC94	PMC93	PMC92	PMC91	PMC90
After res	et: 0000H	R/W	Address:	FFFFF47	2H, FFFF	473H		
	15	14	13	12	11	10	9	8
PFC9	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98
	7	6	5	4	3	2	1	0
	PFC97	PFC96	0	PFC94	PFC93	PFC92	PFC91	PFC90
After res	set: 0000H	R/W 14	Address:	: FFFFF71 12	2H, FFFFF 11	713H 10	9	8
PFCE9	PFCE915	PFCE914	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	PFCE97	PFCE96	0	PFCE94	PFCE93	PFCE92	PFCE91	PFCE90
	PMC9m	PFCE9m	PFC9m		O	peration mo	ode	
	1	1	0	UARTA1	node			
	1	1	1	I <sup>2</sup> C02 mod	de			
	Remark	m = 0, 1						



# 16.6.7 Continuous transfer mode (master mode, transmission mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits = 00), communication clock ( $f_{CCLK}$ ) =  $f_{XX}/2$  (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 000), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)







# (2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP	
			1		▲2				4	▲3	▲4		
	▲1: IICS	n registe	er = 001	0X010B									
	▲2: IICS	n registe	er = 001	0X000B									
	▲3: IICS	n registe	er = 000	1X110B									
▲4: IICSn register = 0001X000B													
	$\Delta$ 5: IICS	n registe	er = 0000	00001B									
	Derror		A h	ala na secto -l									
	Remai		-	generated		n hit _	1						
$\Delta$ : Generated only when SPIEn bit = 1													
			don't ca										
	<2> When W	X:	don't ca	are									
		X: /TIMn k	don't ca bit = 1 (	are G <b>after restari</b>	, addre	ss ma	tch)		101/	D71- D0	101	0.0	
ST	<2> When W AD6 to AD0	X: d /TIMn k R/W	don't ca <b>bit = 1 (</b> ACK	are f <b>after restari</b> D7 to D0	addre	<b>ss ma</b> f ST		R/W	ĀĊĸ	D7 to D0	ĀCK	SP	
	AD6 to AD0	X: / /TIMn k R/W	don't ca $\mathbf{Dit} = 1$ ( $\overline{\mathbf{ACK}}$ <b>1</b>	are ′after restart D7 to D0 ▲2	addre	ss ma	tch)	R/W		D7 to D0	-	SP	
	AD6 to AD0	X: /TIMn k R/W n registe	don't ca $\overline{\text{oit}} = 1$ ( $\overline{\text{ACK}}$ 1 arr = 001	are after restart D7 to D0 ▲2 0X010B	addre	<b>ss ma</b> f ST	tch)	R/W			-		
	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TTIMn k R/W n registe n registe	don't ca $\overline{ACK}$ $\overline{ACK}$ 1 $\overline{ACK}$ 1 $\overline{ACK}$ $\overline{ACK}$ 1 $\overline{ACK}$ $\overline{ACK}$ $\overline{ACK}$ $\overline{ACK}$	are after restart D7 to D0 2 0X010B 0X110B	addre	<b>ss ma</b> f ST	tch)	R/W			-		
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	X: TIMn k R/W n registe n registe n registe	don't ca $\overrightarrow{ACK}$ AC	are after restart D7 to D0 ▲2 0X010B 0X110B 0XX00B	addre	<b>ss ma</b> f ST	tch)	R/W			-		
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TIMn k R/W n registe n registe n registe n registe	don't ca $\overline{ACK}$ AC	are after restart D7 to D0 ▲2 0X010B 0X110B 0XX00B 1X110B	addre	<b>ss ma</b> f ST	tch)	R/W			-		
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	X: TIMn k R/W n registe n registe n registe n registe n registe	don't ca iit = 1 ( ACK ACK ar = 001 ar = 001 ar = 001 ar = 001 ar = 001 ar = 000 ar = 000	are after restart D7 to D0 2 0X010B 0X110B 0XX00B 1X110B 1XX00B	addre	<b>ss ma</b> f ST	tch)	R/W			-		
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TIMn k R/W n registe n registe n registe n registe n registe	don't ca iit = 1 ( ACK ACK ar = 001 ar = 001 ar = 001 ar = 001 ar = 001 ar = 000 ar = 000	are after restart D7 to D0 2 0X010B 0X110B 0XX00B 1X110B 1XX00B	addre	<b>ss ma</b> f ST	tch)	R/W			-		
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	X: TIMn k R/W n registe n registe n registe n registe n registe	don't ca iit = 1 ( ACK 1 ar = 001 ar = 001 ar = 001 ar = 001 ar = 001 ar = 000 ar = 000 ar = 000	are after restart D7 to D0 2 0X010B 0X110B 0XX00B 1X110B 1XX00B	addre	<b>ss ma</b> f ST	tch)	R/W			-		
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	X: TIMn k R/W A n registe n registe n registe n registe n registe ck A: A:	don't ca it = 1 ( ACK ACK accord $accord accord accordaccord accord accordaccord accordaccord accordaccord accordaccord accordaccord accord$	are after restart D7 to D0 ▲2 0X010B 0X110B 0XX00B 1X110B 1XX00B 00001B vays generat vted only whe	ed	ss ma s⊤ ⊾3	t <b>ch)</b> AD6 to AD0	R/W			-		



# 19.4.3 EP flag

The EP flag is a status flag that indicates that exception processing is in progress. This flag is set when an exception occurs.

_	31		8	7	6	5	4	3	2	1	0
PSW		0		NP	EP	ID	SAT	СҮ	OV	S	Ζ
	EP	EP Exception									
	0	Exception processing not in progress (in	nitial va	lue).							
	1	1 Exception processing in progress.									



# CHAPTER 24 LOW-VOLTAGE DETECTOR (LVI)

# 24.1 Functions


The low-voltage detector (LVI) has the following functions.

- If interrupt occurrence at low-voltage detection is selected as the operation mode, the low-voltage detector compares the supply voltage (V<sub>DD</sub>) and the detection voltage (V<sub>LVI</sub>), and generates an internal interrupt signal when the supply voltage drops below or rises above the detection voltage.
- If reset occurrence at low-voltage detection is selected as the operation mode, the low-voltage detector generates an internal reset signal when the supply voltage (V<sub>DD</sub>) drops below the detection voltage (V<sub>LVI</sub>).
- The level of the supply voltage to be detected can be changed by software.
- Interrupt or reset signal can be selected by software.
- The low-voltage detector is operable in the standby mode.

If a reset occurs when the low-voltage detector is selected to generate a reset signal, the RESF.LVIRF bit is set to 1. For details about the RESF register, see **22.3 Register to Check Reset Source**.

# 24.2 Configuration

The block diagram of the low-voltage detector is shown below.







Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lo∟	P02, P03, P05, P30, P31, P40 to	Per pin	4	mA
		P42, P50 to P55, P90, P91, P96, P97, P914, P915	Total of all pins	50	mA
		PCM0, PDL5	Per pin	4	mA
			Total of all pins	8	mA
		P70 to P74	Per pin	4	mA
			Total of all pins	20	mA
Output current, high	Іон	P02, P03, P05, P30, P31, P40 to	P31, P40 to Per pin -4	-4	mA
		P42, P50 to P55, P90, P91, P96, P97, P914, P915	Total of all pins	-50	mA
		PCM0, PDL5	Per pin	-4	mA
			Total of all pins	-8	mA
		P70 to P74	Per pin	-4	mA
			Total of all pins	-20	mA
Operating ambient	TA	Normal operation mode		-40 to +85	°C
temperature		Flash memory programming mode		–40 to +85	°C
Storage temperature	Tstg			-40 to +125	°C

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to V<sub>DD</sub>, V<sub>CC</sub>, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

The ratings and conditions indicated for DC characteristics, AC characteristics, and operating conditions represent the quality assurance range during normal operation.

**Remark** Unless specified otherwise, the ratings of alternate-function pins are the same as those of port pins.

# 30.2 Capacitance

## Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = VSS = EVSS = AVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
I/O capacitance	Сю	fx = 1 MHz			10	pF
		Unmeasured pins returned to 0 V				



# 30.4.2 Subclock oscillator characteristics


Resonator	Circuit Example	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (fxT) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>				10	S

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.2 to 3.6 V, Vss = EVss = AVss = 0 V)

- **Notes 1.** The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/JC3-L (40pin) so that the internal operation conditions do not exceed the ratings shown in **AC Characteristics**, **DC Characteristics**, and operating conditions.
  - 2. Time required from when VDD reaches the oscillation voltage range (2.2 V (MIN.)) to when the crystal resonator stabilizes.
- Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
  - The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator.
     Particular care is therefore required with the wiring method when the subclock is used.
  - 3. For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.



# I<sup>2</sup>C Bus Timing



# 30.8.7 A/D converter

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					10	bit
Overall error <sup>Note</sup>		$2.7~V \leq AV_{\text{REF0}} \leq 3.6~V$			±0.6	%FSR
A/D conversion time	<b>t</b> CONV	$3.0~V \leq AV_{\text{REF0}} \leq 3.6~V$	2.6		24	μs
		$2.7~V \leq AV_{\text{REF0}} \leq 3.0~V$	3.9		24	μs
Zero scale error					±0.5	%FSR
Full scale error					±0.5	%FSR
Non-linearity error					±4.0	LSB
Differential linearity error					±4.0	LSB
Analog input voltage	VIAN		AVss		AV <sub>REF0</sub>	V
Reference voltage	AV <sub>REF0</sub>		2.7		3.6	V
AVREFO current	<b>AI</b> REF0	Normal conversion mode		3	6.5	mA
		High-speed conversion mode		4	10	mA
		When A/D converter unused			5	μA

		$V_{\rm SS} = EV_{\rm SS} = AV_{\rm SS} = 0 V, C_{\rm L} = 50 pF$
	AVREFO. 2.7 $V \ge AVREFO \ge 3.0 V$	VSS = EVSS = AVSS = UV. CL = 3UDF

**Note** Excluding quantization error (±0.05 %FSR).

- Caution Do not set (read/write) alternate-function ports during A/D conversion; otherwise the conversion resolution may be degraded.
- Remark LSB: Least Significant Bit FSR: Full Scale Range



Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P02, P03, P05,	Per pin Іон = –1.0 mA	Total of all pins –20 mA	EV <sub>DD</sub> - 1.0		EVDD	V
		P30 to P32, P38, P39, P40 to P42, P50 to P55, P90, P91, P96 to P99, P914, P915	Per pin Іон = –100 <i>µ</i> А	Total of all pins –2.5 mA	EV <sub>DD</sub> – 0.5		EVDD	V
	Voh2	PCM0, PDL5	Per pin Іон = –1.0 mA	Total of all pins –2 mA	EV <sub>DD</sub> - 1.0		EVDD	V
			Per pin Іон = –100 <i>µ</i> А	Total of all pins -0.2 mA	EV <sub>DD</sub> - 0.5		EVDD	V
	Vонз	P70 to P75	Per pin Іон = –0.4 mA	Total of all pins -2.4 mA	AVREF0 - 1.0		AV <sub>REF0</sub>	V
			Per pin Іон = –100 <i>μ</i> А	Total of all pins –0.6 mA	AVREF0 - 0.5		AV <sub>REF0</sub>	V
	Vон4	P10	Іон = -0.4 mA		AV <sub>REF1</sub> – 1.0		AV <sub>REF1</sub>	V
			Іон = -100 <i>µ</i> А	ſ	$AV_{\text{REF1}} - 0.5$		AV <sub>REF1</sub>	V
Output voltage, low	Vol1	P02, P03, P05, P30 to P32, P42, P50 to P55, P96 to P99, P914, P915	Per pin Io∟ = 1.0 mA	Total of all pins 20 mA	0		0.4	V
	Vol2	P38, P39, P40, P41, P90, P91	Per pin Io∟ = 3.0 mA		0		0.4	V
	Vol3	PCM0, PDL5	Per pin lo∟ = 1.0 mA	Total of all pins 2 mA	0		0.4	V
	Vol4	P10, P70 to P75	Per pin Io∟ = 0.4 mA	Total of all pins 2.8 mA	0		0.4	V
Software pull-down resistor <sup>Note</sup>	R₁	P05	$V_{\text{I}} = V_{\text{DD}}$		10	20	100	kΩ


# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}) (2/2)$

**Note** DRST pin only (controlled by OCDM register)

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.
  - 2. When the IOH and IOL conditions are not satisfied for a pin but the total value of all pins is satisfied, only that pin does not satisfy the DC characteristics.



# I<sup>2</sup>C Bus Timing



# 32.8.7 A/D converter

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					10	bit
Overall error <sup>Note</sup>		$2.7~V \leq AV_{\text{REF0}} \leq 3.6~V$			±0.6	%FSR
A/D conversion time	<b>t</b> CONV	$3.0~V \leq AV_{\text{REF0}} \leq 3.6~V$	2.6		24	μs
		$2.7~V \leq AV_{\text{REF0}} \leq 3.0~V$	3.9		24	μs
Zero scale error					±0.5	%FSR
Full scale error					±0.5	%FSR
Non-linearity error					±4.0	LSB
Differential linearity error					±4.0	LSB
Analog input voltage	VIAN		AVss		AV <sub>REF0</sub>	V
Reference voltage	AV <sub>REF0</sub>		2.7		3.6	V
AVREFO current	AIREFO	Normal conversion mode		3	6.5	mA
		High-speed conversion mode		4	10	mA
		When A/D converter unused			5	μA

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, 2.7 \text{ V} \le \text{AV}_{REF0} = \text{AV}_{REF1} \le 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$ 

**Note** Excluding quantization error ( $\pm 0.05$ %FSR).

- Caution Do not set (read/write) alternate-function ports during A/D conversion; otherwise the conversion resolution may be degraded.
- Remark LSB: Least Significant Bit FSR: Full Scale Range



		1	1	1						(5	5/6)
Mnemonic	Operand	Opcode	Operation	Execution Clock			Flags				
				i	r	Т	СҮ	ov	S	Z	SAT
SET1	bit#3,disp16[reg1]	00bbb111110RRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,1)	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrr111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×	
SHL	reg1,reg2	rrrr111111RRRRR 0000000011000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift left by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×	
SHR	reg1,reg2	rrrr111111RRRRR 0000000010000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift right by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep],reg2	rrrr0110dddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.H	disp8[ep],reg2	rrrrr1000dddddd Note 19	adr←ep+zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.W	disp8[ep],reg2	rrrrr1010ddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9					
SST.B	reg2,disp7[ep]	rrrrr0111dddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1					
SST.H	reg2,disp8[ep]	rrrrr1001dddddd Note 19	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Halfword)	1	1	1					
SST.W	reg2,disp8[ep]	rrrrr1010ddddd1 Note 21	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1					
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1					
ST.H	reg2,disp16[reg1]	rrrr111011RRRRR dddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Halfword)	1	1	1					
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd Note 8	adr-GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1					
STSR	regID,reg2	rrrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1					



**REVISION HISTORY** 

V850ES/JC3-L, V850ES/JE3-L User's Manual: Hardware

Rev.	Date		Description				
		Page Summary					
0.01	Jul 23, 2010		First Edition issued				
1.00	Mar 29, 2011	Throughout	Addition of products to V850ES/JE3-L • μ PD70F3807F1-AN9-A • μ PD70F3808F1-AN9-A • μ PD70F3840F1-AN9-A				
		p.195	Modification of 5.5.2(4) PLL lockup time specification register (PLLS)				
		p.196	Modification of 5.5.3 Usage				
		p.722	Modification of 19.2.2 (2) From INTWDT2 signal				
		p.866	Modification of 30. 4. 1 (1) Main clock oscillator characteristics				
		p.867	Addition of 30. 4. 1 (1) (a) KYOCERA KINSEKI CORPORATION: Crystal resonator (TA = -10 to +70°C)				
		p.867	Addition of 30. 4. 1 (1) (b) Murata Mfg. Co. Ltd.: Ceramic resonator (TA = -20 to +80°C)				
		p 868	Addition of 30. 4. 1 (1) (c) KYOCERA CORPORATION: Ceramic resonator (TA = $-40$ to +85 °C)				
		p.870	Addition of 30. 4. 2 (a) Seiko Instruments Inc.: Crystal resonator (TA = -40 to +85°C)				
		p.870	Addition of 30. 4. 2 (b) Citizen Miyota Co., Ltd.: Crystal resonator (TA = -40 to +85°C)				
		p.871	Modification of 30. 4. 3 PLL characteristics				
		p.874	Modification of 30. 6. 2 Supply current characteristics				
		p.889	Modification of 31. 4. 1 (1) Main clock oscillator characteristics				
		p.890	Addition of 31. 4. 1 (1) (a) KYOCERA KINSEKI CORPORATION: Crystal resonator (TA = -10 to +70°C)				
		p.890	Addition of 31. 4. 1 (1) (b) Murata Mfg. Co. Ltd.: Ceramic resonator (TA = -20 to +80°C)				
		p 891	Addition of 31. 4. 1 (1) (c) KYOCERA CORPORATION: Ceramic resonator (TA = $-40$ to +85 °C)				
		p.893	Addition of 31. 4. 2 (a) Seiko Instruments Inc.: Crystal resonator (TA = -40 to +85°C)				
		p.893	Addition of 31. 4. 2 (b) Citizen Miyota Co., Ltd.: Crystal resonator (TA = -40 to +85°C)				
		p.894	Modification of 31. 4. 3 PLL characteristics				
		p.897	Modification of 31. 6. 2 Supply current characteristics				
		p.912	Modification of 32. 4. 1 (1) Main clock oscillator characteristics				
		p.913	Addition of 32. 4. 1 (1) (a) KYOCERA KINSEKI CORPORATION: Crystal resonator (TA = $-10$ to $+70$ °C)				
		p.913	Addition of 32. 4. 1 (1) (b) Murata Mfg. Co. Ltd.: Ceramic resonator (TA = -20 to +80°C)				
		p 914	Addition of 31. 4. 1 (1) (c) KYOCERA CORPORATION: Ceramic resonator (TA = $-40$ to +85 °C)				
		p.916	Addition of 32. 4. 2 (a) Seiko Instruments Inc.: Crystal resonator (TA = -40 to +85°C)				
		p.916	Addition of 32. 4. 2 (b) Citizen Miyota Co., Ltd.: Crystal resonator (TA = -40 to +85°C)				
		p.917	Modification of 32. 4. 3 PLL characteristics				
		p.920	Modification of 32. 6. 2 Supply current characteristics				
		p.932	Addition of CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS				
1.01	Aug 25, 2011	p.28	Modification of 1.5 Pin Configuration (Top View) V850ES/JC3-L				
2.00	Mar 25, 2014	Throughout	Deletion of all products of V850ES/JF3-L				
			• Under development $\rightarrow$ mass production $\mu$ UPD70F3805GB-GAH-AX, 70F3806GB-GAH-AX, 70F3807GB-GAH-AX, 70F3808GB-GAH-AX, 70F3840GB-GAH-AX				