



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 10x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3805gb-r-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Figure 4-36. Block Diagram of Type AA-1

(d) Operation of TPnCCR1 register

The TPnCCR1 register is configured as follows in the interval timer mode.







(1) Operations in external trigger pulse output mode

TPnCE bit External trigger input (TIPn0 pin input) TPnCCR0 register INTTPnCC0 signal TOPn0 pin output (only when software trigger is used) TPnCCR1 register INTTPnCC1 signal TOPn1 pin output	FFFH 16-bit counter 0000H	Dot
(TIPn0 pin input) TPnCCR0 register CCR0 buffer register D00 INTTPnCC0 signal D00 TOPn0 pin output (only when software trigger is used) D10 TPnCCR1 register D10 CCR1 buffer register D10 INTTPnCC1 signal D10 TOPn1 pin output D10 TOPn1 pin output D10 D10 D11 D10 D11	TPnCE bit	
CCR0 buffer register D00 D01 D00 INTTPnCC0 signal TOPn0 pin output (only when software trigger is used) D00 D11 D10 TPnCCR1 register D10 D10 D11 D10 CCR1 buffer register D10 D10 D11 D10 INTTPnCC1 signal TOPn1 pin output 0 0 0 0	External trigger input (TIPn0 pin input)	
INTTPnCC0 signal TOPn0 pin output (only when software trigger is used) TPnCCR1 register CCR1 buffer register INTTPnCC1 signal TOPn1 pin output	TPnCCR0 register	Do0 Do1 Do0
TOPn0 pin output (only when software trigger is used) TPnCCR1 register OccR1 buffer register INTTPnCC1 signal TOPn1 pin output	CCR0 buffer register	D ₀₀ D ₀₁ D ₀₀
	TOPn0 pin output (only when software trigger is used) TPnCCR1 register CCR1 buffer register INTTPnCC1 signal	

Figure 6-29. Timing and Processing of Operations in External Trigger Pulse Output Mode (1/2)





Figure 7-29. Timing and Processing of Operations in External Trigger Pulse Output Mode (2/2)



Figure 7-40. Register Settings in One-Shot Pulse Output Mode (3/3)

(f)	•	oture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
		pulse active level width = $(D_0 - D_k + 1) \times Count clock cycle$ pulse output delay period = $D_k \times Count clock cycle$
	Caution	One-shot pulses are not output from the TOQ0k pin in the one-shot pulse output mode the value of the TQ0CCRk register is greater than the value of the TQ0CCR0 register.
	Remarks	 TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are r used in the one-shot pulse output mode.



10.2.1 Pin configuration

The RTC outputs included in the real-time counter are alternatively used as shown in Table 10-2. The port function must be set when using each pin (see **Table 4-17 Settings When Pins Are Used for Alternate Functions**).

	Pin Number		Port	RTC Output	Other Alternate Function
JC3L(40)	JC3L(48)	JE3L			
12	14	18	P03	RTC1HZ	INTP0/ADTRG
-	-	19	P04	RTCDIV	INTP1/RTCCL
-	_	19	P04	RTCCL	INTP1/RTCDIV

Table 10-2. Pin Configuration

Remark JC3L (40): V850ES/JC3-L (40-pin products)

JC3L (48): V850ES/JC3-L (48-pin products)

JE3L : V850ES/JE3-L

10.2.2 Interrupt functions

The RTC includes the following three types of interrupt signals.

(1) INTRTC0

A fixed-cycle interrupt signal is generated every 0.5 second, second, minute, hour, day, or month.

(2) INTRTC1

Alarm interrupt signal

(3) INTRTC2

An interval interrupt signal of a cycle of $f_{xT/2^6}$, $f_{xT/2^7}$, $f_{xT/2^8}$, $f_{xT/2^9}$, $f_{xT/2^{10}}$, $f_{xT/2^{11}}$, or $f_{xT/2^{12}}$ is generated.



(2) D/A conversion value setting registers 0 (DA0CS0)

The DA0CS0 register sets the analog voltage value output to the ANO0 pin. These register can be read or written in 8-bit units. Reset sets these registers to 00H.

	After res	set: 00H	R/W	Address: [DA0CS0 FF	FFF280H,	DA0CS1 F	FFFF281F	ł	
		7	6	5	4	3	2	1	0	
	DA0CSn	DA0CSn7	DA0CSn6	DA0CSn5	DA0CSn4	DA0CSn3	DA0CSn2	DA0CSn1	DA0CSn0	
Caution	In the real INTTP2CC0 generated.		-	-		-			-	before the) signal is



15.2 Configuration

UARTAn includes the following hardware.

Item	Configuration
Registers	UARTAn control register 0 (UANCTL0) UARTAn control register 1 (UANCTL1) UARTAn control register 2 (UANCTL2) UARTAn option control register 0 (UANOPT0) UARTAn status register (UANSTR) UARTAn receive shift register UARTAn receive data register (UANRX) UARTAn transmit shift register UARTAn transmit data register (UANTX)

The block diagram of the UARTAn is shown below.















Figure 16-22. Continuous Transfer Mode Operation Timing (Master Mode, Transmission/Reception Mode) (1/2)

- (1) Write 00H to the CBnCTL1 register, and select communication type 1, communication clock (fccLk) = fxx/2, and master mode.
- (2) Write 00H to the CBnCTL2 register, and set the transfer data length to 8 bits.
- (3) Write E3H to the CBnCTL0 register, and select the transmission/reception mode, MSB first, and continuous transfer mode at the same time as enabling the operation of the communication clock (fccLK).
- (4) The CBnSTR.CBnTSF bit is set to 1 by writing the transmit data to the CBnTX register, and transmission/reception is started.
- (5) When transmission/reception is started, output the serial clock to the SCKBn pin, output the transmit data to the SOBn pin in synchronization with the serial clock, and capture the receive data of the SIBn pin.
- (6) When transfer of the transmit data from the CBnTX register to the shift register is completed and writing to the CBnTX register is enabled, the transmission enable interrupt request signal (INTCBnT) is generated.
- (7) To continue transmission/reception, write the transmit data to the CBnRX register again after the INTCBnT signal is generated.
- (8) When one transmission/reception is completed, the reception complete interrupt request signal (INTCBnR) is generated, and reading of the CBnRX register is enabled.
- (9) When new transmit data is written to the CBnTX register before communication is complete, the next communication is started following completion of communication.
- (10) Read the CBnRX register.



Figure 21-1. Status Transition





(5) Allocation of communication serial interface

UARTA0, CSIB0, or CSIB3 is used for communication between MINICUBE2 and the target system. The settings related to the serial interface modes are performed by the debug monitor program, but if the setting is changed by the user program, a communication error may occur.

To prevent such a problem from occurring, the communication serial interface must be secured in the user program.

[How to secure the communication serial interface]

• On-chip debug mode register (OCDM)

For the on-chip debug function using the UARTA0, CSIB0, or CSIB3, set the OCDM register to normal mode. Be sure to set as follows.

- Input low level to the P05/INTP2/DRST pin.
- Set the OCDM0 bit as shown below.
 - <1> Clear the OCDM0 bit to 0.
 - <2> Fix the P05/INTP2/DRST pin input to low level until the processing of <1> is complete.
- Serial interface registers

Do not set the registers related to CSIB0, CSIB3, or UARTA0 in the user program.

Interrupt mask register

When CSIB0 is used, do not mask the transmit end interrupt (INTCB0R). When CSIB3 is used, do not mask the transmit end interrupt (INTCB3R). When UARTA0 is used, do not mask the reception complete interrupt (INTUA0R).

	7	6	5	4	3	2	1	0
CB0RIC	×	0	×	×	×	×	×	×
(b) When (CSIB3 is	used						
	7	6	5	4	3	2	1	0
CB3RIC	×	0	×	×	×	×	×	×
(C) When U	JARTA0 i	is used						
	7	6	5	4	3	2	1	0
UA0RIC	×	0	×	×	×	×	×	×



• Port registers when CSIB3 is used

When CSIB3 is used, port registers are set by the debug monitor program to make the SIB3, SOB3, SCKB3, and HS (PCM0) pins valid. Do not change the following register settings in the user program during debugging. (The same value can be written again.)

PFC9H × × × 1 1 1 × × 7 6 5 4 3 2 1 0 PMC9H × × × 1 1 × × HS (PCM0 pin) settings F <td< th=""></td<>
PMC9H × × × 1 1 1 × ×
PMC9H × × × 1 1 1 × ×
) HS (PCM0 pin) settings
) HS (PCM0 pin) settings
7 6 5 4 3 2 1 0
PMCM × × × × × 0
7 6 5 4 3 2 1 0
PCM × × × × × Note



29.3 ROM Security Function

29.3.1 Security ID

The flash memory versions of the V850ES/JC3-L and V850ES/JE3-L perform authentication using a 10-byte ID code to prevent the contents of the flash memory from being read by an unauthorized person during on-chip debugging by the on-chip debug emulator.

Set the ID code in the 10-byte internal flash memory area from 0000070H to 0000079H to allow the debugger perform ID authentication.

If the IDs match, the security is released and reading the flash memory and using the on-chip debug emulator are enabled.

- Set the 10-byte ID code to 0000070H to 0000079H.
- Bit 7 of 0000079H is the on-chip debug emulator enable flag.
 (0: Disable, 1: Enable)
- When the on-chip debug emulator is started, the debugger requests ID input. When the ID code input to the debugger and the ID code set in 0000070H to 0000079H match, the debugger starts.
- Debugging cannot be performed if the on-chip debug emulator enable flag is 0, even if the ID codes match.



Figure 29-6. Security ID Area



31.7.2 Power on/power off/reset timing

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = AVREF1 = 2.2 to 3.6 V, VSS = EVSS = AVSS = 0 V, CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$EV_{DD} \uparrow \to V_{DD} \uparrow$	tREL	<52>		0		ns
$EV_{DD}^{\uparrow} \rightarrow AV_{REF0}, AV_{REF1}^{\uparrow}$	t REA	<53>		0	trel	ns
$V_{DD} \uparrow \to \overline{RESET} \uparrow$	trer	<54>		500 + t _{REG} ^{Note}		ns
RESET low-level width	twrsl	<55>		500		ns
$\overline{RESET} \!$	tFRE	<56>		500		ns
$V_{\text{DD}} {\downarrow} \rightarrow E V_{\text{DD}} {\downarrow}$	trel	<57>		0		ns
$AV_{REF0} \!$	t FEA	<58>		0	tfel	ns

Note See 31.5 Regulator Characteristics.







I²C Bus Timing



31.8.7 A/D converter

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					10	bit
Overall error ^{Note}		$2.7~V \leq AV_{\text{REF0}} \leq 3.6~V$			±0.6	%FSR
A/D conversion time	t CONV	$3.0~V \leq AV_{\text{REF0}} \leq 3.6~V$	2.6		24	μs
		$2.7~V \leq AV_{\text{REF0}} \leq 3.0~V$	3.9		24	μs
Zero scale error					±0.5	%FSR
Full scale error					±0.5	%FSR
Non-linearity error					±4.0	LSB
Differential linearity error					±4.0	LSB
Analog input voltage	VIAN		AVss		AV _{REF0}	V
Reference voltage	AV _{REF0}		2.7		3.6	V
AVREFO current	AIREFO	Normal conversion mode		3	6.5	mA
		High-speed conversion mode		4	10	mA
		When A/D converter unused			5	μA

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = \text{AV}_{REF1}, 2.7 \text{ V} \le \text{AV}_{REF0} = \text{AV}_{REF1} \le 3.6 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Note Excluding quantization error (±0.05 %FSR).

- Caution Do not set (read/write) alternate-function ports during A/D conversion; otherwise the conversion resolution may be degraded.
- Remark LSB: Least Significant Bit FSR: Full Scale Range



(3) Programming characteristics

ſ	TA = -40 to +85°C, VDD = EVDD = AVREF0 = AVREF1 = 2.7 to 3.6 V, VSS = EVSS = AVSS = 0 V, CL = 50 p	oF)	
•		~ /	

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Chip erase time		fxx = 20 MHz (when the chip erase command is executed)		105		ms
Write time per 256 bytes		fxx = 20 MHz		2.0		ms
Block internal verify time		fxx = 20 MHz		10		ms
Block blank check time		fxx = 20 MHz		0.5		ms
Flash memory information setting time		fxx = 20 MHz		30		ms

Remark Block size = 2 KB



APPENDIX B MAJOR DIFFERENCES BETWEEN PRODUCTS

									
Major Differences			S/JC3-L	V850ES/JE3-L	V850ES/JF3-L	V850ES/JG3-L			
Device name		μPD70F3797, 70F3798, 70F3799, 70F3800,	μPD70F3801, 70F3802, 70F3803, 70F3804,	μPD70F3805, 70F3806, 70F3807, 70F3808,	μPD70F3735, 70F3736	μPD70F3737, 70F3738	μPD70F3792, 70F3793/ 70F3841/	μPD70F3794, 70F3795, 70F3796	
			70F3838	70F3839	70F3808, 70F3840			70F3842	
Pin		40	48	64	80	100/121	100/121	100/121	
Z	Internal flash		16/32/64/128/	16/32/64/128/	16/32/64/128/	128/256 KB	128/256 KB	384/512/768/	256/384/512
momory	memory		256 KB	256 KB	256 KB			1024 KB	КВ
E	Interna	al RAM	8/16 KB	8/16 KB	8/16 KB	8/16 KB	8/16 KB	32/40/80 KB	40 KB
External bus	Bus type		-	-	-	Multiplexed bus	Separate bus /multiplexed bus	Separate bus /multiplexed bus ^{Note}	Separate bus /multiplexed bus ^{Note}
Exter	Addres	s bus	-	-	-	18	22	22	22
	Address	s data bus	-	-	-	16	16	16	16
I/O p	oort		27	34	50	66	84	83	80
	16-bit T	MP	6 ch	6 ch	6 ch	4 ch	6 ch	6 ch	6 ch
Timer	16-bit T	ſMQ	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch
	16-bit T	MM	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch
Ē	Watch	timer	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch
	RTC		1 ch	1 ch	1 ch	-	-	1 ch	1 ch
	WDT		1 ch	1 ch	1 ch	1 ch	1 ch	1 ch	1 ch
10-bit A/D converter		5 ch	6 ch	10 ch	8 ch	12 ch	12 ch	12 ch	
8-bit	D/A co	onverter	-	1 ch	1 ch	1 ch	2 ch	2 ch	2 ch
e	CSIE	3	2 ch	4 ch	5 ch	3 ch	5 ch	5 ch	5 ch
erfac	UAR	TA	2 ch	3 ch	3 ch	3 ch	3 ch	6 ch	6 ch
Serial interface	UAR	TC	-	-	-	-	-	1 ch	1 ch
Seri	I ² C		2 ch	3 ch	3 ch	2 ch	3 ch	3 ch	3 ch
	USB		-	-	-	-	-	-	1 ch
	A contro	oller	4 ch	4 ch	4 ch	4 ch	4 ch	4 ch	4 ch
Inter		External	6	6	9	9	9	9	9
sour		Internal	42	46	48	40	48	55	55
RTC backup mode		None	None	None	None	None	Available	Available	
Operating power		2.2 to 3.6V	2.2 to 3.6V	2.2 to 3.6V	2.2 to 3.6V	2.2 to 3.6V	2.0 to 3.6V	2.0 to 3.6V	
	oly volta	age	40-pinWQFN	48-pinWQFN	64-pinLQFP	80-pinLQFP	100-pinLQFP	100-pinLQFP	100-pinLQFP
Pac	Package		(6×6 mm)	(7×7 mm),	(10×10 mm)	(14×14 mm),	(14×14 mm),	(14×14 mm),	(14×14 mm),
			48-pinLQFP (7×7 mm)		80-pinLQFP (12×12 mm)	121-pinFBGA (8×8 mm)	121-pinFBGA (8×8 mm)	121-pinFBGA (8×8 mm)	

Table B-1. Major Differences between V850ES/Jx3-L products

Note μ PD70F3794, 70F3975, 70F3796, 70F3841, and 70F3842 are Multiplexed bus mode (capable of separate output)



Symbol	Name	Unit	Page
ECR	Interrupt source register	CPU	55
EIPC	Interrupt status saving register	CPU	54
EIPSW	Interrupt status saving register	CPU	54
FEPC	NMI status saving register	CPU	55
FEPSW	NMI status saving register	CPU	55
IIC0	IIC shift register 0	l ² C	635
IIC1	IIC shift register 1	I ² C	635
IIC2	IIC shift register 2	I ² C	635
IICC0	IIC control register 0	l ² C	621
IICC1	IIC control register 1	l ² C	621
IICC2	IIC control register 2	l ² C	621
IICCL0	IIC clock select register 0	l ² C	631
IICCL1	IIC clock select register 1	l ² C	631
IICCL2	IIC clock select register 2	l ² C	631
IICF0	IIC flag register 0	l ² C	629
IICF1	IIC flag register 1	I ² C	629
IICF2	IIC flag register 2	I ² C	629
IICIC0	Interrupt control register	INTC	729
IICIC1	Interrupt control register	INTC	729
IICIC2	Interrupt control register	INTC	729
IICS0	IIC status register 0	l ² C	626
IICS1	IIC status register 1	l ² C	626
IICS2	IIC status register 2	l ² C	626
IICX0	IIC function expansion register 0	l ² C	632
IICX1	IIC function expansion register 1	l ² C	632
IICX2	IIC function expansion register 2	l ² C	632
IMR0	Interrupt mask register 0	INTC	731
IMR0H	Interrupt mask register 0H	INTC	731
IMR0L	Interrupt mask register 0L	INTC	731
IMR1	Interrupt mask register 1	INTC	731
IMR1H	Interrupt mask register 1H	INTC	731
IMR1L	Interrupt mask register 1L	INTC	731
IMR2	Interrupt mask register 2	INTC	731
IMR2H	Interrupt mask register 2H	INTC	731
IMR2L	Interrupt mask register 2L	INTC	731
IMR3	Interrupt mask register 3	INTC	731
IMR3H	Interrupt mask register 3H	INTC	731
IMR3L	Interrupt mask register 3L	INTC	731
INTF0	External interrupt falling edge specification register 0	INTC	744
INTF3	External interrupt falling edge specification register 3	INTC	745
INTF9H	External interrupt falling edge specification register 9H	INTC	746
INTR0	External interrupt rising edge specification register 0	INTC	744
INTR3	External interrupt rising edge specification register 3	INTC	745

