



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 10x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3808gb-r-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(b) Internal RAM (16 KB)

16 KB are allocated to addresses 03FFB000H to 03FFEFFFH in the following versions. Accessing addresses 03FF0000H to 03FFAFFFH is prohibited.

• μ PD70F3838, 70F3839, 70F3840







(6) Port 3 alternate function specifications

PFC39 ^{Note1}	Specification of P39 pin alternate function			
0	RXDA2 input			
1	SCL00 I/O			

PFC38 ^{Note1}	Specification of P38 pin alternate function			
0	TXDA2 output			
1	SDA00 I/O			

PFC35 Note2	Specification of P35 pin alternate function			
0	TIP11 input			
1	TOP11 output			

PFC34 Note2	Specification of P34 pin alternate function			
0	TIP10 input			
1	TOP10 output			

PFC33 ^{Note2}	Specification of P33 pin alternate function			
0	TIP01 input			
1	TOP01 output			

PFCE32 ^{Note1}	PFC32 ^{Note1}	Specification of P32 pin alternate function			
0	0	ASCKA0 input			
0	1	SCKB4 I/O			
1	0	TIP00 input			
1	1	TOP00 output			

PFC31	Specification of P31 pin alternate function		
0	RXDA0 input/INTP7 ^{Note3} input		
1	SIB4 input ^{Note1}		

PFC30	Specification of P30 pin alternate function		
0	TXDA0 output		
1	SOB4 output ^{Note1}		

Notes1. V850ES/JC3-L (48-pin), V850/JE3-L only

- 2. V850ES/JE3-L only
- **3.** INTP7 and RXDA0 are alternate functions. When using the pin for RXDA0, disable edge detection for INTP7 (clear the INTF3.INTF31 bit and the INTR3.INTR31 bit to 0). When using the pin for INTP7, stop UARTA0 reception (clear the UA0CTL0.UA0RXE bit to 0).



(4) Port 9 function control register (PFC9)

Caution When performing separate address bus output (A0 to A15), set the PMC9 register to FFFFH for all 16 bits at once after clearing the PFC9 and PFCE9 registers to 0000H.

After re	set: 0000H	R/W	Address		FFF472H FFFF472I	, H, PFC9H I	FFFF473I	4
	15	14	13	12	11	10	9	8
PFC9 (PFC9H)	PFC915	PFC914	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
(PFC9L)	PFC97	PFC96	0	0	0	0	PFC91	PFC90
(b) V850ES/JC3-L (4	l8-pin)							
After re	set: 0000H	R/W	Address		FFF472H FFFF472I	, H, PFC9H I	FFFF473I	4
	15	14	13	12	11	10	9	8
PFC9 (PFC9H)	PFC915	PFC914	0	0	0	0	PFC99	PFC98
	7	6	5	4	3	2	1	0
(PFC9L)	PFC97	PFC96	0	0	0	0	PFC91	PFC90
(c) V850ES/JE3-L After re	set: 0000H	R/W	Address		- - - - - - - - - - - - - - - - - - -	, H, PFC9H I	=FFFF473I	4
	15	14	13	12	11	10	9	8
PFC9 (PFC9H)	PFC915	PFC914	PFC913	PFC912	PFC911	PFC910	PFC99	PFC98
	7	6	5	4	3	2	1	0
(PFC9L)	PFC97	PFC96	0	PFC94	PFC93	PFC92	PFC91	PFC90
2. The Pl Howev	ications . FC9 registe	er can be using the	read or w higher 8	ritten in 10 bits of the	6-bit units PFC9 re	egister as	the PFCS	9H register and





Figure 4-35. Block Diagram of Type U-24





Figure 6-4. Flowchart Showing Basic Batch Write Operation



(1) Operations in one-shot pulse output mode



Figure 7-41. Timing and Processing of Operations in One-Shot Pulse Output Mode (1/2)



(2) Using one-shot pulse mode

(a) Rewriting the TQ0CCRm register

When rewriting the value of the TQ0CCRm register to a smaller value, stop counting first and then change the set value.

When changing the value of the TQ0CCR0 register from D_{00} to D_{01} and the value of the TQ0CCRk register from D_{k0} to D_{k1} , if the registers are rewritten under any of the following conditions, a one-shot pulse will not be output as expected.

Condition 1 When rewriting the TQ0CCR0 register, if:

 $D_{00} > D_{01}$ or, $D_{00} < 16$ -bit counter value $< D_{01}$

In the case of condition 1, the 16-bit counter will not be cleared and will overflow in the cycle in which the new value is being written. The counter will be cleared for the first time at the newly written value (D_{01}).

Condition 2 When rewriting the TQ0CCRk register, if:

 $D_{k0} > D_{k1}$ or, $D_{k0} < 16$ -bit counter value $< D_{k1}$

In the case of condition 2, the TOQ0k pin output cannot be inverted to the active level in the cycle in which the new value is being written.

An example of what happens when condition 1 and condition 2 are satisfied in the same cycle is shown in Figure 7-42.

The 16-bit counter increments up to FFFFH, overflows, and starts incrementing again from 0000H.

When the 16-bit counter value matches D_{k1} , the INTTQ0CCk signal is generated and the TOQ0k pin output is set to the active level. Subsequently, when the 16-bit counter value matches D_{01} , the INTTQ0CC0 signal is generated, the TOQ0k pin output is set to the inactive level, and the counter stops incrementing.

Remark m = 0 to 3 K = 1 to 3



(2) Using pulse width measurement mode

(a) Clearing the overflow flag (TQ0OVF)

The overflow flag (TQ0OVF) can be cleared to 0 by reading the TQ0OVF bit and, if its value is 1, either clearing the bit to 0 by using the CLR1 instruction or by writing 8-bit data (with bit 0 as "0") to the TQ0OPT0 register.

7.4.8 Timer output operations

The following table shows the operations and output levels of the TOQ00 to TOQ03 pins.

Operation Mode	TOQ00 Pin	TOQ01 Pin	TOQ02 Pin	TOQ03 Pin	
Interval timer mode	Square wave output				
External event count mode		-	-		
External trigger pulse output mode	Square wave output	External trigger pulse output	External trigger pulse output	External trigger pulse output	
One-shot pulse output mode		One-shot pulse output	One-shot pulse output	One-shot pulse output	
PWM output mode		PWM output	PWM output	PWM output	
Free-running timer mode	Square wave output (only when compare function is used)				
Pulse width measurement mode		-	_		

 Table 7-8. Timer Output Control in Each Mode

Table 7-9. Truth Table of TOQ00 to TOQ03 Pins Under Control of Timer Output Control Bits

TQ0IOC0.TQ0OLm Bit	TQ0IOC0.TQ0OEm Bit	TQ0CTL0.TQ0CE Bit	Level of TOQ0m Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark m = 0 to 3



(13) Watch error correction register (RC1SUBU)

The RC1SUBU register is an 8-bit register that can be used to correct the watch with high accuracy when the watch is early or late, by changing the value (reference value: 7FFFH) overflowing from the sub-count register (RSUBC) to the second counter register.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

- **Remarks 1.** The RC1SUBU register can be rewritten only when the real-time counter is set to its initial values. Be sure to see **10.4.1 Initial settings**.
 - 2. See 10.4.9 Watch error correction example of real-time counter for details of watch error correction.

	7	6	5	4	3	2	1	0	
RC1SUBU	DEV	F6	F5	F4	F3	F2	F1	F0	
	DEV	Setting of watch error correction timing							
	0	Corrects watch errors when RC1SEC (second counter) is at 00, 20, or 40 seconds (every 20 seconds).							
	1	Corrects watch errors when RC1SEC (second counter) is at 00 second (every 60 seconds).						seconds	
	F6	F6 Setting of watch error correction value							
	0	F0 bits (positive correction). Expression for calculating increment value: (Setting value of F5 to F0 bits – 1) × 2						ne F5 to	
	1								



10.4 Operation

10.4.1 Initial settings

The initial settings are set when operating the watch function and performing a fixed-cycle interrupt operation.







(6) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.





(7) AVREFO pin

- (a) The AVREFO pin is used as the power supply pin of the A/D converter and also supplies power to the alternatefunction ports. In an application where a backup power supply is used, be sure to supply the same voltage as VDD to the AVREFO pin as shown in Figure 13-15.
- (b) The AVREF0 pin is also used as the reference voltage pin of the A/D converter. If the source supplying power to the AVREF0 pin has a high impedance or if the power supply has a low current supply capability, the reference voltage may fluctuate due to the current that flows during conversion (especially, immediately after the conversion enable bit ADA0CE has been set to 1). As a result, the conversion accuracy may drop. To avoid this, it is recommended to connect a capacitor across the AVREF0 and AVss pins to suppress the reference voltage fluctuation as shown in Figure 13-15.
- (c) If the source supplying power to the AVREFO pin has a high DC resistance, the voltage when conversion is enabled may be lower than the voltage when conversion is stopped, because of a voltage drop caused by the A/D conversion current.



Figure 13-15. Example of Handling AVREFO Pin



15.2.1 Pin functions of each channel

The RXDAn, TXDAn, and ASCKA0 pins used by UARTA in the V850ES/JC3-L, V850ES/JE3-L are used for other functions as shown in Table 15-2. To use these pins for UARTA, set the related registers as described in **Table 4-17** Settings When Pins Are Used for Alternate Functions.

Channel	Pin No.			Port	UARTA	UARTA	UARTA Clock	Other Functions	
	JC3L (40)	JC3L (48)	JE3L	Reception Transmission Input Output		Transmission Output	I/O ^{Note}		
UARTA0	-	34	46	P31	RXDA0	_	-	INTP7/SIB4	
	30	-	Ι					INTP7	
	-	33	45	P30	-	TXDA0	-	SOB4	
	29	-	-					-	
	-	35	47	P32	_	_	ASCKA0 ^{Note}	SCKB4/TIP00/TOP00	
UARTA1	20	24	32	P91	RXDA1	_	_	KR7/SCL02	
	19	23	31	P90	_	TXDA1	_	KR6/SDA02	
UARTA2	I	19	27	P39	RXDA2	_	-	SCL00	
	-	18	26	P38	-	TXDA2	-	SDA00	

Table	15-2.	Pins	Used	bv	UARTA
14010			0004	~,	•

Note The ASCKA0 function is provided only for UARTA0 (V850ES/JC3-L (48-pin), V850ES/JE3-L only).



Remark
 JC3L (40): V850ES/JC3-L (40-pin products)

 JC3L (48): V850ES/JC3-L (48-pin products)

 JE3L
 : V850ES/JE3-L

(5) Allowable baud rate range during reception

The baud rate error range at the destination that is allowable during reception is shown below.

Caution The baud rate error indicated below is a theoretical value. In practice, the signal might be distorted, or communication might not be performed normally even if the error is within the allowable range. Therefore, the error must be minimized.



Figure 15-18. Allowable Baud Rate Range During Reception

As shown in Figure 15-18, the receive data latch timing is determined by the counter set using the UAnCTL2 register following start bit detection. The transmit data can be received normally if up to the last data (stop bit) can be received in time for this latch timing.

When this is applied to 11-bit reception, the following is the theoretical result.

 $BL = (Brate)^{-1}$

Brate: UARTAn baud rate (n = 0 to 2)

- k: Setting value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0 to 2)
- BL: 1-bit data length
- FL: Length of 1 data frame

Latch timing margin: 2 clock cycles

Minimum allowable data frame length: FLmin = $11 \times BL - \frac{k-2}{2k} \times BL = \frac{21k+2}{2k} BL$



16.6.10 Continuous transfer mode (slave mode, transmission mode)

MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (CBnCTL1.CBnCKP and CBnCTL1.CBnDAP bits = 00), communication clock (f_{CCLK}) = external clock (\overline{SCKBn}) (CBnCTL1.CBnCKS2 to CBnCTL1.CBnCKS0 bits = 111), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0000)









Figure 16-26. Continuous Transfer Mode Operation Timing (Slave Mode, Reception Mode)



(4) Wait cancellation method

The following four wait cancellation methods are available.

- By setting the IICCn.WRELn bit to 1
- By writing to the IICn register
- By setting start condition (IICCn.STTn bit = 1)^{Note}
- By setting stop condition (IICCn.SPTn bit = 1)^{Note}

Note Master only

When an 8-clock wait has been selected (WTIMn bit = 0), whether or not \overline{ACK} has been generated must be determined prior to wait cancellation.

(5) Stop condition detection

The INTIICn signal is generated when a stop condition is detected.



17.16.2 Master operation in multimaster system



Figure 17-19. Master Operation in Multimaster System (1/3)



(12) Read values of DSAn and DDAn registers

If the DSAn and DDAn registers are read during a DMA transfer, the values before and after the registers were updated might be read.

For example, if the DSAnH register and then the DSAnL register are read when the DMA transfer source address (DSAn register) is 0000FFFFH and the count direction is incremental (DADCn.SAD1 and DADCn.SAD0 bits = 00), the value of the DSAnL register differs as follows, depending on whether DMA transfer is executed immediately after the DSAnH register is read.

(a) If DMA transfer does not occur while DSAn register is being read

- <1> Reading DSAnH register value: DSAnH register = 0000H
- <2> Reading DSAnL register value: DSAnL register = FFFFH

(b) If DMA transfer occurs while DSAn register is being read

- <1> Reading DSAnH register value: DSAnH register = 0000H
- <2> Occurrence of DMA transfer
- <3> Incrementing DSAn register: DSAn register = 00010000H
- <4> Reading DSAnL register value: DSAnL register = 0000H

(13) Setting up DMA transfer again

When re-specifying DMA settings by using the DDAnH, DDAnL, DSAnH, DSAnL, DBCn, and DADCn registers during the current DMA (the TCn bit is set to 1), be sure to initialize the DMA channels first. The DMA transfer must be initialized using the procedure described in **18.11 (4) DMA transfer initialization procedure**.

