
# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete  |
|---------------------------------|---|
| Core Processor                  | PowerPC e300c3  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 267MHz  |
| Co-Processors/DSP               | Security; SEC 2.2   |
| RAM Controllers                 | DDR, DDR2   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100/1000Mbps (2)   |
| SATA                            | -   |
| USB                             | USB 2.0 + PHY (1)   |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | Cryptography  |
| Package / Case                  | 516-BBGA Exposed Pad  |
| Supplier Device Package         | 516-TEPBGA (27x27)  |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8313ezqaddb |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1.6 USB Dual-Role Controller

The MPC8313E USB controller includes the following features:

- Supports USB on-the-go mode, which includes both device and host functionality, when using an external ULPI (UTMI + low-pin interface) PHY
- Compatible with Universal Serial Bus Specification, Rev. 2.0
- Supports operation as a stand-alone USB device
  - Supports one upstream facing port
  - Supports three programmable USB endpoints
- Supports operation as a stand-alone USB host controller
  - Supports USB root hub with one downstream-facing port
  - Enhanced host controller interface (EHCI) compatible
- Supports high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation. Low-speed operation is supported only in host mode.
- Supports UTMI + low pin interface (ULPI) or on-chip USB 2.0 full-speed/high-speed PHY

# 1.7 Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The MPC8313E eTSECs include the following features:

- Two RGMII/SGMII/MII/RMII/RTBI interfaces
- Two controllers designed to comply with IEEE Std 802.3®, 802.3u®, 802.3x®, 802.3z®, 802.3au®, and 802.3ab®
- Support for Wake-on-Magic Packet<sup>™</sup>, a method to bring the device from standby to full operating mode
- MII management interface for external PHY control and status
- Three-speed support (10/100/1000 Mbps)
- On-chip high-speed serial interface to external SGMII PHY interface
- Support for IEEE Std 1588<sup>TM</sup>
- Support for two full-duplex FIFO interface modes
- Multiple PHY interface configuration
- TCP/IP acceleration and QoS features available
- IP v4 and IP v6 header recognition on receive
- IP v4 header checksum verification and generation
- TCP and UDP checksum verification and generation
- Per-packet configurable acceleration
- Recognition of VLAN, stacked (queue in queue) VLAN, IEEE Std 802.2<sup>®</sup>, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
- Transmission from up to eight physical queues.
- Reception to up to eight physical queues



| Characteristic                                    | Symbol                                      | Recommended Value <sup>1</sup>   | Unit | Current<br>Requirement |
|---|---|--|------|------------------------|
| Core supply voltage                               | V <sub>DD</sub>                             | 1.0 V ± 50 mV  | V    | 469 mA                 |
| Internal core logic constant power                | V <sub>DDC</sub>                            | 1.0 V ± 50 mV  | V    | 377 mA                 |
| SerDes internal digital power                     | XCOREV <sub>DD</sub>                        | 1.0  | V    | 170 mA                 |
| SerDes internal digital ground                    | XCOREV <sub>SS</sub>                        | 0.0  | V    | —                      |
| SerDes I/O digital power                          | XPADV <sub>DD</sub>                         | 1.0  | V    | 10 mA                  |
| SerDes I/O digital ground                         | XPADV <sub>SS</sub>                         | 0.0  | V    | —                      |
| SerDes analog power for PLL                       | SDAV <sub>DD</sub>                          | 1.0 V ± 50 mV  | V    | 10 mA                  |
| SerDes analog ground for PLL                      | SDAV <sub>SS</sub>                          | 0.0  | V    | —                      |
| Dedicated 3.3 V analog power for USB PLL          | USB_PLL_PWR3                                | 3.3 V ± 300 mV   | V    | 2–3 mA                 |
| Dedicated 1.0 V analog power for USB PLL          | USB_PLL_PWR1                                | 1.0 V ± 50 mV  | V    | 2–3 mA                 |
| Dedicated analog ground for USB PLL               | USB_PLL_GND                                 | 0.0  | V    | —                      |
| Dedicated USB power for USB bias circuit          | USB_VDDA_BIAS                               | 3.3 V ± 300 mV   | V    | 4–5 mA                 |
| Dedicated USB ground for USB bias circuit         | USB_VSSA_BIAS                               | 0.0  | V    | —                      |
| Dedicated power for USB transceiver               | USB_VDDA                                    | 3.3 V ± 300 mV   | V    | 75 mA                  |
| Dedicated ground for USB transceiver              | USB_VSSA                                    | 0.0  | V    | —                      |
| Analog power for e300 core APLL                   | AV <sub>DD1</sub> <sup>6</sup>              | 1.0 V ± 50 mV  | V    | 2–3 mA                 |
| Analog power for system APLL                      | AV <sub>DD2</sub> <sup>6</sup>              | 1.0 V ± 50 mV  | V    | 2–3 mA                 |
| DDR1 DRAM I/O voltage (333 MHz, 32-bit operation) | GV <sub>DD</sub>                            | 2.5 V ± 125 mV   | V    | 131 mA                 |
| DDR2 DRAM I/O voltage (333 MHz, 32-bit operation) | GV <sub>DD</sub>                            | 1.8 V ± 80 mV  | V    | 140 mA                 |
| Differential reference voltage for DDR controller | MV <sub>REF</sub>                           | $\begin{array}{c} 1/2 \text{ DDR supply} \\ (0.49 \times \text{GV}_{\text{DD}} \text{ to} \\ 0.51 \times \text{GV}_{\text{DD}}) \end{array}$ | V    | _                      |
| Standard I/O voltage                              | NV <sub>DD</sub>                            | $3.3 \text{ V} \pm 300 \text{ mV}^2$   | V    | 74 mA                  |
| eTSEC2 I/O supply                                 | LV <sub>DDA</sub>                           | 2.5 V ± 125 mV/<br>3.3 V ± 300 mV  | V    | 22 mA                  |
| eTSEC1/USB DR I/O supply                          | LV <sub>DDB</sub>                           | 2.5 V ± 125 mV/<br>3.3 V ± 300 mV  | V    | 44 mA                  |
| Supply for eLBC IOs                               | LV <sub>DD</sub>                            | 3.3 V ± 300 mV   | V    | 16 mA                  |
| Analog and digital ground                         | V <sub>SS</sub>                             | 0.0  | V    | —                      |
| Junction temperature range                        | T <sub>A</sub> /T <sub>J</sub> <sup>3</sup> | 0 to 105   | °C   |                        |

### Table 2. Recommended Operating Conditions



### Table 2. Recommended Operating Conditions (continued)

| Characteristic Symbol Recommended Value <sup>1</sup> Unit | Current<br>Requirement |
|---|------------------------|
|---|------------------------|

Note:

- 1. GV<sub>DD</sub>, NV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.
- 2. Some GPIO pins may operate from a 2.5-V supply when configured for other functions.
- 3. Min temperature is specified with  $T_A$ ; Max temperature is specified with  $T_J$
- 4. All Power rails must be connected and power applied to the MPC8313 even if the IP interfaces are not used.
- 5. All I/O pins should be interfaced with peripherals operating at same voltage level.
- This voltage is the input to the filter discussed in Section 22.2, "PLL Power Supply Filtering" and not necessarily the voltage at the AVDD pin, which may be reduced from VDD by the filter.

This figure shows the undershoot and overshoot voltages at the interfaces of the MPC8313E.




Figure 2. Overshoot/Undershoot Voltage for GV<sub>DD</sub>/NV<sub>DD</sub>/LV<sub>DD</sub>

### 2.1.3 Output Driver Characteristics

This table provides information on the characteristics of the output driver strengths.

Table 3. Output Drive Capability

| Driver Type                           | Output Impedance ( $\Omega$ ) | Supply Voltage           |
|---------------------------------------|-------------------------------|--------------------------|
| Local bus interface utilities signals | 42                            | NV <sub>DD</sub> = 3.3 V |
| PCI signals                           | 25                            |                          |
| DDR signal                            | 18                            | GV <sub>DD</sub> = 2.5 V |



| Interface                     | Parameter | GV <sub>DD</sub><br>(1.8 V) | GV <sub>DD</sub><br>(2.5 V) | NV <sub>DD</sub><br>(3.3 V) | LV <sub>DDA</sub> /<br>LV <sub>DDB</sub><br>(3.3 V) | LV <sub>DDA</sub> /<br>LV <sub>DDB</sub><br>(2.5 V) | LV <sub>DD</sub><br>(3.3 V) | Unit | Comments |
|-------------------------------|-----------|-----------------------------|-----------------------------|-----------------------------|---|---|-----------------------------|------|----------|
| USBDR controller load = 20 pF | 60 MHz    |                             | _                           |                             | 0.078   |   | —                           | W    |          |
| Other I/O                     | _         | —                           |                             | 0.015                       | _   |   | —                           | W    | _        |

Table 5. MPC8313E Typical I/O Power Dissipation (continued)

This table shows the estimated core power dissipation of the MPC8313E while transitioning into the D3 warm low-power state.

| Table 6. MPC8313E Low-Power Modes Power | Dissipation <sup>1</sup> |
|---|--------------------------|
|---|--------------------------|

| 333-MHz Core, 167-MHz CSB <sup>2</sup> | Rev. 1.0 <sup>3</sup> | Rev. 2.x or Later <sup>3</sup> | Unit |
|--|-----------------------|--------------------------------|------|
| D3 warm                                | 400                   | 425                            | mW   |

Note:

- 1. All interfaces are enabled. For further power savings, disable the clocks to unused blocks.
- The interfaces are run at the following frequencies: DDR: 333 MHz, eLBC 83 MHz, PCI 33 MHz, eTSEC1 and TSEC2: 167 MHz, SEC: 167 MHz, USB: 167 MHz. See the SCCR register for more information.
- 3. This is maximum power in D3 Warm based on a voltage of 1.05 V and a junction temperature of 105°C.

# 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8313E.

### 4.1 DC Electrical Characteristics

This table provides the system clock input (SYS\_CLK\_IN/PCI\_SYNC\_IN) DC timing specifications for the MPC8313E.

| Parameter                 | Condition   | Symbol          | Min  | Мах                    | Unit |
|---------------------------|---|-----------------|------|------------------------|------|
| Input high voltage        | _   | V <sub>IH</sub> | 2.4  | NV <sub>DD</sub> + 0.3 | V    |
| Input low voltage         | _   | V <sub>IL</sub> | -0.3 | 0.4                    | V    |
| SYS_CLK_IN input current  | $0 \ V \ \leq V_{IN} \leq NV_{DD}$  | I <sub>IN</sub> | —    | ±10                    | μA   |
| PCI_SYNC_IN input current | $\begin{array}{c} 0 \ V \leq V_{IN} \leq 0.5 \ V \\ or \\ NV_{DD} - 0.5 \ V \leq V_{IN} \leq NV_{DD} \end{array}$ | I <sub>IN</sub> | _    | ±10                    | μΑ   |
| PCI_SYNC_IN input current | $0.5~\text{V} \leq \text{V}_{\text{IN}} \leq \text{NV}_{\text{DD}} - 0.5~\text{V}$                                | I <sub>IN</sub> | —    | ±50                    | μΑ   |

Table 7. SYS\_CLK\_IN DC Electrical Characteristics



# 4.2 AC Electrical Characteristics

The primary clock source for the MPC8313E can be one of two inputs, SYS\_CLK\_IN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. This table provides the system clock input (SYS\_CLK\_IN/PCI\_CLK) AC timing specifications for the MPC8313E.

| Parameter/Condition           | Symbol                                    | Min | Тур | Max   | Unit | Note |
|-------------------------------|---|-----|-----|-------|------|------|
| SYS_CLK_IN/PCI_CLK frequency  | f <sub>SYS_CLK_IN</sub>                   | 24  | _   | 66.67 | MHz  | 1    |
| SYS_CLK_IN/PCI_CLK cycle time | t <sub>SYS_CLK_IN</sub>                   | 15  | —   | _     | ns   | —    |
| SYS_CLK_IN rise and fall time | t <sub>KH</sub> , t <sub>KL</sub>         | 0.6 | 0.8 | 4     | ns   | 2    |
| PCI_CLK rise and fall time    | t <sub>PCH</sub> , t <sub>PCL</sub>       | 0.6 | 0.8 | 1.2   | ns   | 2    |
| SYS_CLK_IN/PCI_CLK duty cycle | t <sub>KHK</sub> /t <sub>SYS_CLK_IN</sub> | 40  | —   | 60    | %    | 3    |
| SYS_CLK_IN/PCI_CLK jitter     | _   | _   | _   | ±150  | ps   | 4, 5 |

### Table 8. SYS\_CLK\_IN AC Timing Specifications

Notes:

1. Caution: The system, core, security block must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for SYS\_CLK\_IN/PCI\_CLK are measured at 0.4 and 2.4 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter-short term and long term-and is guaranteed by design.

5. The SYS\_CLK\_IN/PCI\_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYS\_CLK\_IN drivers with the specified jitter.

# 5 **RESET** Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8313E.

### 5.1 **RESET DC Electrical Characteristics**

This table provides the DC electrical characteristics for the RESET pins.

| Table 9. | RESET Pins | <b>DC Electrical</b> | Characteristics |
|----------|------------|----------------------|-----------------|
|----------|------------|----------------------|-----------------|

| Characteristic      | Symbol          | Condition  | Min  | Max                    | Unit |
|---------------------|-----------------|--|------|------------------------|------|
| Input high voltage  | V <sub>IH</sub> | —  | 2.1  | NV <sub>DD</sub> + 0.3 | V    |
| Input low voltage   | V <sub>IL</sub> | —  | -0.3 | 0.8                    | V    |
| Input current       | I <sub>IN</sub> | $0 \text{ V} \leq \text{V}_{IN} \leq \text{NV}_{DD}$ | —    | ±5                     | μA   |
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -8.0 mA                            | 2.4  | —                      | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 8.0 mA                             | —    | 0.5                    | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA                             | —    | 0.4                    | V    |



### NOTE

For the ADDR/CMD setup and hold specifications in Table 21, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.

This figure shows the DDR SDRAM output timing for the MCK to MDQS skew measurement  $(t_{DDKHMH})$ .





Figure 5. Timing Diagram for t<sub>DDKHMH</sub>

This figure shows the DDR and DDR2 SDRAM output timing diagram.





### 8.1 Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all the media independent interface (MII), reduced gigabit media independent interface (RGMII), serial gigabit media independent interface (SGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The RGMII and RTBI interfaces are defined for 2.5 V, while the MII interface can be operated at 3.3 V. The RMII and SGMII interfaces can be operated at either 3.3 or 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard reduced pin-count interface for *Gigabit Ethernet Physical Layer Device Specification Version 1.2a* (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.5, "Ethernet Management Interface Electrical Characteristics."

### 8.1.1 **TSEC DC Electrical Characteristics**

All RGMII, RMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 24 and Table 25. The RGMII and RTBI signals are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

### NOTE

eTSEC should be interfaced with peripheral operating at same voltage level.

| Parameter            | Symbol                               | Conditions                                   |                                    | Min             | Max  | Unit |
|----------------------|--------------------------------------|--|------------------------------------|-----------------|--|------|
| Supply voltage 3.3 V | LV <sub>DDA</sub> /LV <sub>DDB</sub> |  | _                                  | 2.97            | 3.63   | V    |
| Output high voltage  | V <sub>OH</sub>                      | I <sub>OH</sub> = -4.0 mA                    | $LV_{DDA}$ or $LV_{DDB} = Min$     | 2.40            | LV <sub>DDA</sub> + 0.3<br>or<br>LV <sub>DDB</sub> + 0.3 | V    |
| Output low voltage   | V <sub>OL</sub>                      | I <sub>OL</sub> = 4.0 mA                     | $LV_{DDA}$ or $LV_{DDB}$ = Min     | V <sub>SS</sub> | 0.50   | V    |
| Input high voltage   | V <sub>IH</sub>                      | _  | _                                  | 2.0             | LV <sub>DDA</sub> + 0.3<br>or<br>LV <sub>DDB</sub> + 0.3 | V    |
| Input low voltage    | V <sub>IL</sub>                      | _  | —                                  | -0.3            | 0.90   | V    |
| Input high current   | Ι <sub>ΙΗ</sub>                      | $V_{IN}^{1} = LV_{DDA} \text{ or } LV_{DDB}$ |                                    | —               | 40   | μA   |
| Input low current    | ۱ <sub>IL</sub>                      | V  | / <sub>IN</sub> <sup>1</sup> = VSS | -600            | —  | μΑ   |

### Table 24. MII DC Electrical Characteristics

Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 1 and Table 2.

#### Table 25. RGMII/RTBI DC Electrical Characteristics

| Parameters           | Symbol              | Conditions | Min  | Max  | Unit |
|----------------------|---------------------|------------|------|------|------|
| Supply voltage 2.5 V | $LV_{DDA}/LV_{DDB}$ | _          | 2.37 | 2.63 | V    |



This figure shows the MII receive AC timing diagram.




Figure 10. MII Receive AC Timing Diagram RMII AC Timing Specifications

### 8.2.1.3 RMII Transmit AC Timing Specifications

This table provides the RMII transmit AC timing specifications.

#### Table 28. RMII Transmit AC Timing Specifications

At recommended operating conditions with NV<sub>DD</sub> of 3.3 V  $\pm$  0.3 V.

| Parameter/Condition                                    | Symbol <sup>1</sup>                 | Min | Тур | Max | Unit |
|--|-------------------------------------|-----|-----|-----|------|
| REF_CLK clock  | t <sub>RMX</sub>                    | _   | 20  | —   | ns   |
| REF_CLK duty cycle                                     | t <sub>RMXH/</sub> t <sub>RMX</sub> | 35  | _   | 65  | %    |
| REF_CLK to RMII data TXD[1:0], TX_EN delay             | t <sub>RMTKHDX</sub>                | 2   | _   | 10  | ns   |
| REF_CLK data clock rise $V_{IL}(min)$ to $V_{IH}(max)$ | t <sub>RMXR</sub>                   | 1.0 | _   | 4.0 | ns   |
| REF_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$ | t <sub>RMXF</sub>                   | 1.0 | _   | 4.0 | ns   |

Note:

The symbols used for timing specifications follow the pattern of t<sub>(first three letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>RMTKHDX</sub> symbolizes RMII transmit timing (RMT) for the time t<sub>RMX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

This figure shows the RMII transmit AC timing diagram.




Figure 11. RMII Transmit AC Timing Diagram



#### 8.3.2 AC Requirements for SGMII SD REF CLK and SD REF CLK

This table lists the SGMII SerDes reference clock AC requirements. Note that SD\_REF\_CLK and SD REF CLK are not intended to be used with, and should not be clocked by, a spread spectrum clock source.

| Symbol             | Parameter Description  |     | Тур | Max | Unit |
|--------------------|--|-----|-----|-----|------|
| t <sub>REF</sub>   | REFCLK cycle time  | —   | 8   | —   | ns   |
| t <sub>REFCJ</sub> | REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles | _   | _   | 100 | ps   |
| t <sub>REFPJ</sub> | Phase jitter. Deviation in edge location with respect to mean edge location              | -50 | _   | 50  | ps   |

### Table 31. SD\_REF\_CLK and SD\_REF\_CLK AC Requirements

#### 8.3.3 SGMII Transmitter and Receiver DC Electrical Characteristics

Table 32 and Table 33 describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD TX[n] and  $SD_TX[n]$ ) as depicted in Figure 16.

| Parameter                                   | Symbol                            | Min  | Тур | Max  | Unit | Note                       |
|---|-----------------------------------|--|-----|--|------|----------------------------|
| Supply voltage                              | XCOREV <sub>DD</sub>              | 0.95   | 1.0 | 1.05   | V    |                            |
| Output high voltage                         | V <sub>OH</sub>                   | _  | —   | XCOREV <sub>DD-Typ</sub> /2<br>+  V <sub>OD</sub>   <sub>-max</sub> /2 | mV   | 1                          |
| Output low voltage                          | V <sub>OL</sub>                   | XCOREV <sub>DD-Typ</sub> /2<br>-  V <sub>OD</sub>   <sub>-max</sub> /2 | _   | _  | mV   | 1                          |
| Output ringing                              | V <sub>RING</sub>                 | _  | _   | 10   | %    |                            |
| Output differential voltage <sup>2, 3</sup> | V <sub>OD</sub>                   | 323  | 500 | 725  | mV   | Equalization setting: 1.0x |
| Output offset voltage                       | V <sub>OS</sub>                   | 425  | 500 | 575  | mV   | 1, 4                       |
| Output impedance<br>(single-ended)          | R <sub>O</sub>                    | 40   | _   | 60   | Ω    |                            |
| Mismatch in a pair                          | ΔR <sub>O</sub>                   | _  | _   | 10   | %    |                            |
| Change in V <sub>OD</sub> between 0 and 1   | $\Delta  V_{OD} $                 | _  | _   | 25   | mV   |                            |
| Change in V <sub>OS</sub> between 0 and 1   | $\Delta V_{OS}$                   | —  | —   | 25   | mV   |                            |
| Output current on short to GND              | I <sub>SA</sub> , I <sub>SB</sub> | _  | _   | 40   | mA   |                            |

Table 32. SGMII DC Transmitter Electrical Characteristics

#### Notes:

- 1. This will not align to DC-coupled SGMII. XCOREV<sub>DD-Typ</sub> = 1.0 V. 2.  $|V_{OD}| = |V_{TXn} V_{\overline{TXn}}|$ .  $|V_{OD}|$  is also referred as output differential peak voltage.  $V_{TX-DIFFp-p} = 2^*|V_{OD}|$ .
- 3. The  $|V_{OD}|$  value shown in the Typ column is based on the condition of XCOREV<sub>DD-Typ</sub> = 1.0 V, no common mode offset variation ( $V_{OS}$  = 500 mV), SerDes transmitter is terminated with 100- $\Omega$  differential load between TX[*n*] and TX[*n*].
- 4. V<sub>OS</sub> is also referred to as output common mode voltage.






Figure 15. 4-Wire AC-Coupled SGMII Serial Link Connection Example





Figure 16. SGMII Transmitter DC Measurement Circuit

| Table 33. SGMII DC Receive | r Electrical Characteristics |
|----------------------------|------------------------------|
|----------------------------|------------------------------|

| Parameter                             | Symbol                  | Min  | Тур | Max  | Unit | Note |
|---------------------------------------|-------------------------|------|-----|------|------|------|
| Supply voltage                        | XCOREV <sub>DD</sub>    | 0.95 | 1.0 | 1.05 | V    |      |
| DC Input voltage range                |                         |      | N/A |      |      | 1    |
| Input differential voltage            | V <sub>RX_DIFFp-p</sub> | 100  | —   | 1200 | mV   | 2    |
| Loss of signal threshold              | VL <sub>OS</sub>        | 30   | —   | 100  | mV   |      |
| Input AC common mode voltage          | V <sub>CM_ACp-p</sub>   | —    | _   | 100  | mV   | 3    |
| Receiver differential input impedance | Z <sub>RX_DIFF</sub>    | 80   | 100 | 120  | Ω    |      |
| Receiver common mode input impedance  | Z <sub>RX_CM</sub>      | 20   | —   | 35   | Ω    |      |





### 10.2 On-Chip USB PHY

This section describes the DC and AC electrical specifications for the on-chip USB PHY of the MPC8313E. See Chapter 7 in the USB Specifications Rev. 2, for more information.

This table provides the USB clock input (USB\_CLK\_IN) DC timing specifications.

| Parameter          | Symbol          | Min  | Мах                    | Unit |
|--------------------|-----------------|------|------------------------|------|
| Input high voltage | V <sub>IH</sub> | 2.7  | NV <sub>DD</sub> + 0.3 | V    |
| Input low voltage  | V <sub>IL</sub> | -0.3 | 0.4                    | V    |

This table provides the USB clock input (USB\_CLK\_IN) AC timing specifications.

| Table 43. USB | CLK_IN | AC Timing | Specifications |
|---------------|--------|-----------|----------------|
|---------------|--------|-----------|----------------|

| Parameter/Condition                       | Conditions  | Symbol                  | Min    | Тур | Max   | Unit |
|---|---|-------------------------|--------|-----|-------|------|
| Frequency range                           | _   | f <sub>USB_CLK_IN</sub> | —      | 24  | 48    | MHz  |
| Clock frequency tolerance                 | _   | <sup>t</sup> CLK_TOL    | -0.005 | 0   | 0.005 | %    |
| Reference clock duty cycle                | Measured at 1.6 V   | t <sub>CLK_DUTY</sub>   | 40     | 50  | 60    | %    |
| Total input jitter/time interval<br>error | Peak-to-peak value measured with a second order high-pass filter of 500 kHz bandwidth | t <sub>CLK_PJ</sub>     | —      |     | 200   | ps   |



# 12 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std 1149.1<sup>TM</sup> (JTAG) interface.

# 12.1 JTAG DC Electrical Characteristics

This table provides the DC electrical characteristics for the IEEE Std 1149.1 (JTAG) interface.

| Characteristic      | Symbol          | Condition                 | Min  | Мах                    | Unit |
|---------------------|-----------------|---------------------------|------|------------------------|------|
| Input high voltage  | V <sub>IH</sub> | —                         | 2.1  | NV <sub>DD</sub> + 0.3 | V    |
| Input low voltage   | V <sub>IL</sub> | —                         | -0.3 | 0.8                    | V    |
| Input current       | I <sub>IN</sub> | —                         | —    | ±5                     | μΑ   |
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -8.0 mA | 2.4  | —                      | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 8.0 mA  | —    | 0.5                    | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA  |      | 0.4                    | V    |

### Table 46. JTAG Interface DC Electrical Characteristics

# 12.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std 1149.1 (JTAG) interface. This table provides the JTAG AC timing specifications as defined in Figure 41 through Figure 45.

Table 47. JTAG AC Timing Specifications (Independent of SYS\_CLK\_IN)<sup>1</sup>

At recommended operating conditions (see Table 2).

| Parameter  | Symbol <sup>2</sup>                        | Min      | Мах      | Unit | Note |
|--|--|----------|----------|------|------|
| JTAG external clock frequency of operation           | f <sub>JTG</sub>                           | 0        | 33.3     | MHz  |      |
| JTAG external clock cycle time                       | t <sub>JTG</sub>                           | 30       | _        | ns   |      |
| JTAG external clock pulse width measured at 1.4 V    | t <sub>JTKHKL</sub>                        | 15       | _        | ns   |      |
| JTAG external clock rise and fall times              | t <sub>JTGR</sub> & t <sub>JTGF</sub>      | 0        | 2        | ns   |      |
| TRST assert time                                     | t <sub>TRST</sub>                          | 25       | _        | ns   | 3    |
| Input setup times:<br>Boundary-scan data<br>TMS, TDI | t <sub>JTDVKH</sub><br>t <sub>JTIVKH</sub> | 4<br>4   |          | ns   | 4    |
| Input hold times:<br>Boundary-scan data<br>TMS, TDI  |  | 10<br>10 |          | ns   | 4    |
| Valid times:<br>Boundary-scan data<br>TDO            | t <sub>jtkldv</sub><br>t <sub>jtklov</sub> | 2<br>2   | 11<br>11 | ns   | 5    |
| Output hold times:<br>Boundary-scan data<br>TDO      | t <sub>JTKLDX</sub><br>t <sub>JTKLOX</sub> | 2<br>2   |          | ns   | 5    |



### Table 49. I<sup>2</sup>C AC Electrical Specifications (continued)

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 48).

| Parameter   | Symbol <sup>1</sup> | Min                  | Max                  | Unit |
|---|---------------------|----------------------|----------------------|------|
| Data hold time:<br>CBUS compatible masters<br>I <sup>2</sup> C bus devices      | t <sub>i2DXKL</sub> | $\overline{0^2}$     | <br>0.9 <sup>3</sup> | μs   |
| Fall time of both SDA and SCL signals <sup>5</sup>                              | t <sub>I2CF</sub>   | —                    | 300                  | ns   |
| Setup time for STOP condition   | t <sub>I2PVKH</sub> | 0.6                  | _                    | μs   |
| Bus free time between a STOP and START condition                                | t <sub>I2KHDX</sub> | 1.3                  | _                    | μs   |
| Noise margin at the LOW level for each connected device (including hysteresis)  | V <sub>NL</sub>     | $0.1 \times NV_{DD}$ | —                    | V    |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V <sub>NH</sub>     | $0.2 \times NV_{DD}$ | —                    | V    |

#### Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>12DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>12SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>12C</sub> clock reference (K) going to the bigh (H) state or hold time. Also, t<sub>12PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) went invalid (X) relative to the t<sub>12C</sub> clock reference (K) going to the stop condition (P) reaching the valid state (V) relative to the t<sub>12C</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
  </sub>
- The MPC8313E provides a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum  $t_{12DVKH}$  has only to be met if the device does not stretch the LOW period ( $t_{12CL}$ ) of the SCL signal.
- 4.  $C_B$  = capacitance of one bus line in pF.
- 5. The MPC8313E does not follow the  $l^2C$ -BUS Specifications, Version 2.1, regarding the t<sub>I2CF</sub> AC parameter.

This figure provides the AC test load for the  $I^2C$ .




Figure 46. I<sup>2</sup>C AC Test Load



# **15.2 Timers AC Timing Specifications**

This table provides the Timers input and output AC timing specifications.

Table 54. Timers Input AC Timing Specifications<sup>1</sup>

| Characteristic                    | Symbol <sup>2</sup> | Min | Unit |
|-----------------------------------|---------------------|-----|------|
| Timers inputs—minimum pulse width | t <sub>TIWID</sub>  | 20  | ns   |

#### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS\_CLK\_IN. Timings are measured at the pin.

2. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation

This figure provides the AC test load for the Timers.




Figure 51. Timers AC Test Load

# 16 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

### **16.1 GPIO DC Electrical Characteristics**

This table provides the DC electrical characteristics for the GPIO when the GPIO pins are operating from a 3.3-V supply.

| Characteristic      | Symbol          | Condition                      | Min  | Мах                    | Unit |
|---------------------|-----------------|--------------------------------|------|------------------------|------|
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -8.0 mA      | 2.4  | —                      | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 8.0 mA       | _    | 0.5                    | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA       | _    | 0.4                    | V    |
| Input high voltage  | V <sub>IH</sub> | —                              | 2.0  | NV <sub>DD</sub> + 0.3 | V    |
| Input low voltage   | V <sub>IL</sub> | —                              | -0.3 | 0.8                    | V    |
| Input current       | I <sub>IN</sub> | $0~V \leq V_{IN} \leq NV_{DD}$ | _    | ±5                     | μΑ   |

 Table 55. GPIO (When Operating at 3.3 V) DC Electrical Characteristics

Note:

1. This specification only applies to GPIO pins that are operating from a 3.3-V supply. See Table 62 for the power supply listed for the individual GPIO signal.



| Signal                                     | Package Pin Number | Pin Type | Power<br>Supply   | Note  |  |  |
|--|--------------------|----------|-------------------|-------|--|--|
| TSEC1_TXD1/TSEC_1588_PP2                   | AD6                | 0        | LV <sub>DDB</sub> | _     |  |  |
| TSEC1_TXD0/USBDR_STP/TSEC_1588_PP3         | AD5                | 0        | LV <sub>DDB</sub> | _     |  |  |
| TSEC1_TX_EN/TSEC_1588_ALARM1               | AB7                | 0        | LV <sub>DDB</sub> | —     |  |  |
| TSEC1_TX_ER/TSEC_1588_ALARM2               | AB8                | 0        | LV <sub>DDB</sub> | _     |  |  |
| TSEC1_GTX_CLK125                           | AE1                | I        | LV <sub>DDB</sub> | _     |  |  |
| TSEC1_MDC/LB_POR_CFG_BOOT_ECC_DIS          | AF6                | 0        | NV <sub>DD</sub>  | 9, 11 |  |  |
| TSEC1_MDIO                                 | AB9                | I/O      | NV <sub>DD</sub>  | _     |  |  |
|  | ETSEC2             |          |                   |       |  |  |
| TSEC2_COL/GTM1_TIN4/GTM2_TIN3/GPIO15       | AB4                | I/O      | LV <sub>DDA</sub> | —     |  |  |
| TSEC2_CRS/GTM1_TGATE4/GTM2_TGATE3/GPIO16   | AB3                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_GTX_CLK/GTM1_TOUT4/GTM2_TOUT3/GPI017 | AC1                | I/O      | LV <sub>DDA</sub> | 12    |  |  |
| TSEC2_RX_CLK/GTM1_TIN2/GTM2_TIN1/GPIO18    | AC2                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSCE2_RX_DV/GTM1_TGATE2/GTM2_TGATE1/GPIO19 | AA3                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_RXD3/GPIO20                          | Y5                 | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_RXD2/GPIO21                          | AA4                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_RXD1/GPIO22                          | AB2                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_RXD0/GPIO23                          | AA5                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_RX_ER/GTM1_TOUT2/GTM2_TOUT1/GPIO24   | AA2                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_TX_CLK/GPIO25                        | AB1                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_TXD3/CFG_RESET_SOURCE0               | W3                 | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_TXD2/CFG_RESET_SOURCE1               | Y1                 | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_TXD1/CFG_RESET_SOURCE2               | W5                 | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_TXD0/CFG_RESET_SOURCE3               | Y3                 | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_TX_EN/GPIO26                         | AA1                | I/O      | LV <sub>DDA</sub> | _     |  |  |
| TSEC2_TX_ER/GPI027                         | W1                 | I/O      | LV <sub>DDA</sub> | _     |  |  |
| SGMII PHY                                  |                    |          |                   |       |  |  |
| ТХА  | U3                 | 0        |                   | _     |  |  |
| TXA  | V3                 | 0        |                   | _     |  |  |
| RXA  | U1                 | I        |                   | _     |  |  |
| RXA  | V1                 | I        |                   | —     |  |  |
| ТХВ  | P4                 | 0        |                   | _     |  |  |
| ТХВ  | N4                 | 0        |                   | _     |  |  |



# 20.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). This table shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in this table should be considered as reserved.

### NOTE

Core VCO frequency = core frequency  $\times$  VCO divider. The VCO divider, which is determined by RCWLR[COREPLL], must be set properly so that the core VCO frequency is in the range of 400–800 MHz.

| RCWL[COREPLL] |      | LLJ | <i>core_clk</i> : <i>csb_clk</i> Ratio <sup>1</sup>            | VCO Divider (VCOD) <sup>3</sup>                                |  |
|---------------|------|-----|--|--|--|
| 0–1           | 2–5  | 6   | core_cik : csb_cik Ratio                                       | VCO Divider (VCOD) <sup>2</sup>                                |  |
| nn            | 0000 | 0   | PLL bypassed<br>(PLL off, <i>csb_clk</i> clocks core directly) | PLL bypassed<br>(PLL off, <i>csb_clk</i> clocks core directly) |  |
| 11            | nnnn | n   | n/a  | n/a  |  |
| 00            | 0001 | 0   | 1:1  | 2  |  |
| 01            | 0001 | 0   | 1:1  | 4  |  |
| 10            | 0001 | 0   | 1:1  | 8  |  |
| 00            | 0001 | 1   | 1.5:1  | 2  |  |
| 01            | 0001 | 1   | 1.5:1  | 4  |  |
| 10            | 0001 | 1   | 1.5:1  | 8  |  |
| 00            | 0010 | 0   | 2:1  | 2  |  |
| 01            | 0010 | 0   | 2:1  | 4  |  |
| 10            | 0010 | 0   | 2:1  | 8  |  |
| 00            | 0010 | 1   | 2.5:1  | 2  |  |
| 01            | 0010 | 1   | 2.5:1  | 4  |  |
| 10            | 0010 | 1   | 2.5:1  | 8  |  |
| 00            | 0011 | 0   | 3:1  | 2  |  |
| 01            | 0011 | 0   | 3:1  | 4  |  |
| 10            | 0011 | 0   | 3:1  | 8  |  |

### Table 67. e300 Core PLL Configuration

Note:

1. For core\_clk:csb\_clk ratios of 2.5:1 and 3:1, the core\_clk must not exceed its maximum operating frequency of 333 MHz.

2. Core VCO frequency = core frequency × VCO divider. Note that VCO divider has to be set properly so that the core VCO frequency is in the range of 400–800 MHz.



| Heat sink Vendors include the following list:  |              |
|--|--------------|
| Aavid Thermalloy<br>80 Commercial St.<br>Concord, NH 03301<br>Internet: www.aavidthermalloy.com                              | 603-224-9988 |
| Alpha Novatech<br>473 Sapena Ct. #12<br>Santa Clara, CA 95054<br>Internet: www.alphanovatech.com                             | 408-749-7601 |
| International Electronic Research Corporation (IERC)<br>413 North Moss St.<br>Burbank, CA 91502<br>Internet: www.ctscorp.com | 818-842-7277 |
| Millennium Electronics (MEI)<br>Loroco Sites<br>671 East Brokaw Road<br>San Jose, CA 95112<br>Internet: www.mei-thermal.com  | 408-436-8770 |
| Tyco Electronics<br>Chip Coolers <sup>TM</sup><br>P.O. Box 3668<br>Harrisburg, PA 17105<br>Internet: www.chipcoolers.com     | 800-522-6752 |
| Wakefield Engineering<br>33 Bridge St.<br>Pelham, NH 03076<br>Internet: www.wakefield.com                                    | 603-635-2800 |
| Interface material vendors include the following:  |              |
| Chomerics, Inc.<br>77 Dragon Ct.<br>Woburn, MA 01801<br>Internet: www.chomerics.com  | 781-935-4850 |
| Dow-Corning Corporation<br>Corporate Center<br>PO BOX 994  | 800-248-2481 |
| Midland, MI 48686-0994<br>Internet: www.dowcorning.com   |              |
| Shin-Etsu MicroSi, Inc.<br>10028 S. 51st St.<br>Phoenix, AZ 85044<br>Internet: www.microsi.com                               | 888-642-7674 |
| The Bergquist Company<br>18930 West 78th St.<br>Chanhassen, MN 55317<br>Internet: www.bergquistcompany.com                   | 800-347-4572 |



- Output signals on the SerDes interface are fed from the XPADV<sub>DD</sub> power plane. Input signals and sensitive transceiver analog circuits are on the XCOREV<sub>DD</sub> supply.
- Power: XPADV<sub>DD</sub> consumes less than 300 mW; XCOREV<sub>DD</sub> + SDAV<sub>DD</sub> consumes less than 750 mW.

# 22.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8313E system, and the MPC8313E itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $NV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $LV_{DDA}$ , and  $LV_{DDB}$  pin of the device. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $NV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DDA}$ ,  $LV_{DDB}$ , and VSS power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $NV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ ,  $LV_{DDA}$ , and  $LV_{DDB}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100 to 330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON). However, customers should work directly with their power regulator vendor for best values and types of bulk capacitors.

# 22.4 SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power (XCOREV<sub>DD</sub> and XPADV<sub>DD</sub>) to ensure low jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is outlined below.

Only SMT capacitors should be used to minimize inductance. Connections from all capacitors to power and ground should be done with multiple vias to further reduce inductance.

- First, the board should have at least 10 × 10-nF SMT ceramic chip capacitors as close as possible to the supply balls of the device. Where the board has blind vias, these capacitors should be placed directly below the chip supply and ground connections. Where the board does not have blind vias, these capacitors should be placed in a ring around the device as close to the supply and ground connections as possible.
- Second, there should be a 1-µF ceramic chip capacitor from each SerDes supply (XCOREV<sub>DD</sub> and XPADV<sub>DD</sub>) to the board ground plane on each side of the device. This should be done for all SerDes supplies.



| Rev.<br>Number | Date    | Substantive Change(s)   |
|----------------|---------|---|
| 2              | 10/2008 | <ul> <li>Added Note "The information in this document is accurate for revision 1.0, and 2.x and later. See Section 24.1, "Part Numbers Fully Addressed by this Document," before Section 1, "Overview."</li> <li>Added part Numbering details for all the silicon revisions in Table 74.</li> <li>Changed V<sub>IH</sub> from 2.7 V to 2.4 V in Table 7.</li> <li>Added a column for maximum power dissipation in low power mode for Rev 2.x or later silicon in Table 6.</li> <li>Added a column for Power Nos for Rev 2.x or later silicon and added a row for 400 MHz in Table 4.</li> <li>Added a column for Power Nos for Rev 2.x or later silicon and added a row for 400 MHz in Table 4.</li> <li>Added Table 21 for DDR AC Specs on Rev 2.x or later silicon.</li> <li>Added EfWE, LFCLE, LFALE, LOE, LFRE, LFWP, LGTA, LUPWAIT, and LFRB in Table 63.</li> <li>In Table 39, added note 2: "This parameter is dependent on the csb_clk speed. (The MIIMCFG[Mgmt Clock Select] field determines the clock frequency of the Mgmt Clock EC_MDC.)"</li> <li>Removed mentions of SGMII (SGMII has separate specs) from Section 8.1, "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI Electrical Characteristics."</li> <li>Corrected Section 8.1, "Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RGMII/SGMII/RTBI Electrical Characteristics," to state that RGMII/RTBI Interfaces only operate at 2.5 V, not 3.3 V.</li> <li>Added ZQ package to ordering information In Table 74 and Section 19.1, "Package Parameters for the MPC8313E TEPBGAII" (applicable to both silicon rev. 1.0 and 2.1)</li> <li>Removed footnotes 5 and 6 from Table 1 (left over when the PCI undershoot/overshoot voltages and maximum AC waveforms were removed from Section 2.1.2, "Power Supply Voltage Specification").</li> <li>Removed SD_PLL_TPD (T2) and SD_PLL_TPA_ANA (R4) from Table 63.</li> <li>Added Section 8.3, "SGMII Interface Electrical Characteristics." Removed Section 8.5.3 SGMII DC Electrical Characteristics.</li> <li>Removed "HRESET negation to S</li></ul> |

### Table 73. Document Revision History (continued)

-

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC8313EEC Rev. 4 11/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QorlQ is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. RapidIO is a registered trademark of the RapidIO Trade Association. IEEE 1588 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© 2007–2011 Freescale Semiconductor, Inc.



