

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XFI

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | PowerPC e300c3 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 267MHz |
| Co-Processors/DSP | Security; SEC 2.2 |
| RAM Controllers | DDR, DDR2 |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | • |
| USB | USB 2.0 + PHY (1) |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography |
| Package / Case | 516-BBGA Exposed Pad |
| Supplier Device Package | 516-TEPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8313ecvraddb |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Overview

The MPC8313E incorporates the e300c3 core, which includes 16 Kbytes of L1 instruction and data caches and on-chip memory management units (MMUs). The MPC8313E has interfaces to dual enhanced three-speed 10/100/1000 Mbps Ethernet controllers, a DDR1/DDR2 SDRAM memory controller, an enhanced local bus controller, a 32-bit PCI controller, a dedicated security engine, a USB 2.0 dual-role controller and an on-chip high-speed PHY, a programmable interrupt controller, dual I²C controllers, a 4-channel DMA controller, and a general-purpose I/O port. This figure shows a block diagram of the MPC8313E.



Figure 1. MPC8313E Block Diagram

The MPC8313E security engine (SEC 2.2) allows CPU-intensive cryptographic operations to be offloaded from the main CPU core. The security-processing accelerator provides hardware acceleration for the DES, 3DES, AES, SHA-1, and MD-5 algorithms.

1.1 MPC8313E Features

The following features are supported in the MPC8313E:

- Embedded PowerPCTM e300 processor core built on Power ArchitectureTM technology; operates at up to 333 MHz.
- High-performance, low-power, and cost-effective host processor
- DDR1/DDR2 memory controller—one 16-/32-bit interface at up to 333 MHz supporting both DDR1 and DDR2
- 16-Kbyte instruction cache and 16-Kbyte data cache, a floating point unit, and two integer units
- Peripheral interfaces such as 32-bit PCI interface with up to 66-MHz operation, 16-bit enhanced local bus interface with up to 66-MHz operation, and USB 2.0 (high speed) with an on-chip PHY.
- Security engine provides acceleration for control and data plane security protocols
- Power management controller for low-power consumption
- High degree of software compatibility with previous-generation PowerQUICC processor-based designs for backward compatibility and easier software migration



1.10 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the MPC8313E to exchange data between other PowerQUICC family chips, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an independent baud-rate generator, and a control unit.

1.11 DMA Controller, Dual I²C, DUART, Local Bus Controller, and Timers

The MPC8313E provides an integrated four-channel DMA controller with the following features:

- Allows chaining (both extended and direct) through local memory-mapped chain descriptors (accessible by local masters)
- Supports misaligned transfers

There are two I^2C controllers. These synchronous, multi-master buses can be connected to additional devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550 programming models. The 16-byte FIFOs are supported for both the transmitter and the receiver.

The MPC8313E local bus controller (LBC) port allows connections with a wide variety of external DSPs and ASICs. Three separate state machines share the same external pins and can be programmed separately to access different types of devices. The general-purpose chip select machine (GPCM) controls accesses to asynchronous devices using a simple handshake protocol. The three user programmable machines (UPMs) can be programmed to interface to synchronous devices or custom ASIC interfaces. Each chip select can be configured so that the associated chip interface can be controlled by the GPCM or UPM controller. The FCM provides a glueless interface to parallel-bus NAND Flash E2PROM devices. The FCM contains three basic configuration register groups—BR*n*, OR*n*, and FMR. Both may exist in the same system. The local bus can operate at up to 66 MHz.

The MPC8313E system timers include the following features: periodic interrupt timer, real time clock, software watchdog timer, and two general-purpose timer blocks.

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8313E. The MPC8313E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.



| Driver Type | Output Impedance (Ω) | Supply Voltage |
|--|-------------------------------|-------------------------------------|
| DDR2 signal | 18 | GV _{DD} = 1.8 V |
| DUART, system control, I ² C, JTAG, SPI | 42 | NV _{DD} = 3.3 V |
| GPIO signals | 42 | NV _{DD} = 3.3 V |
| eTSEC signals | 42 | LV_{DDA} , LV_{DDB} = 2.5/3.3 V |
| USB signals | 42 | LV _{DDB} = 2.5/3.3 V |

Table 3. Output Drive Capability (continued)

2.2 Power Sequencing

The MPC8313E does not require the core supply voltage (V_{DD} and V_{DDC}) and I/O supply voltages (GV_{DD} , LV_{DD} , and NV_{DD}) to be applied in any particular order. Note that during power ramp-up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input and output pins are actively driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage (V_{DD} and V_{DDC}) before the I/O voltage (GV_{DD} , LV_{DD} , and NV_{DD}) and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 3. Once both the power supplies (I/O voltage and core voltage) are stable, wait for a minimum of 32 clock cycles before negating PORESET.

Note that there is no specific power down sequence requirement for the MPC8313E. I/O voltage supplies $(GV_{DD}, LV_{DD}, and NV_{DD})$ do not have any ordering requirements with respect to one another.



Figure 3. Power-Up Sequencing Example



6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Rev. 1.0 Silicon

| Parameter | Symbol ¹ | Min | Мах | Unit | Note |
|--|---|---------------------------------|----------------------------|------|------|
| MCK[<i>n</i>] cycle time, MCK[<i>n</i>]/MCK[<i>n</i>] crossing | t _{MCK} | 6 | 10 | ns | 2 |
| ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz | ^t DDKHAS | 2.1 2.5 | _ | ns | 3 |
| ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz | t _{ddkhax} | 2.4 3.15 | | ns | 3 |
| MCS[<i>n</i>] output setup with respect to MCK 333 MHz 266 MHz | ^t DDKHCS | 2.4 3.15 | | ns | 3 |
| MCS[<i>n</i>] output hold with respect to MCK 333 MHz 266 MHz | ^t DDKHCX | 2.4 3.15 | _ | ns | 3 |
| MCK to MDQS Skew | t _{DDKHMH} | -0.6 | 0.6 | ns | 4 |
| MDQ//MDM output setup with respect to MDQS 333 MHz 266 MHz | ^t DDKHDS, ^t DDKLDS | 800 900 | — | ps | 5 |
| MDQ//MDM output hold with respect to MDQS 333 MHz 266 MHz | ^t DDKHDX, ^t DDKLDX | 900 1100 | | ps | 5 |
| MDQS preamble start | t _{DDKHMP} | $-0.5\times t_{\text{MCK}}-0.6$ | $-0.5 	imes t_{MCK}$ + 0.6 | ns | 6 |
| MDQS epilogue end | t _{DDKHME} | -0.6 | 0.6 | ns | 6 |

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 </sub>
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This is typically set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.



| Parameter | Symbol ¹ | Min | Max | Unit | Note |
|--|---|--------------------------|------------------------------------|------|------|
| MCK[<i>n</i>] cycle time, MCK[<i>n</i>]/MCK[<i>n</i>] crossing | t _{MCK} | 6 | 10 | ns | 2 |
| ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz | t _{DDKHAS} | 2.1 2.5 | _ | ns | 3 |
| ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz | t _{DDKHAX} | 2.0 2.7 | _ | ns | 3 |
| MCS[<i>n</i>] output setup with respect to MCK 333 MHz 266 MHz | t _{DDKHCS} | 2.1 3.15 | _ | ns | 3 |
| MCS[<i>n</i>] output hold with respect to MCK 333 MHz 266 MHz | t _{DDKHCX} | 2.0 2.7 | _ | ns | 3 |
| MCK to MDQS Skew | t _{DDKHMH} | -0.6 | 0.6 | ns | 4 |
| MDQ//MDM output setup with respect to MDQS 333 MHz 266 MHz | ^t DDKHDS, ^t DDKLDS | 800 900 | | ps | 5 |
| MDQ//MDM output hold with respect to MDQS 333 MHz 266 MHz | ^t DDKHDX, ^t DDKLDX | 750 1000 | | ps | 5 |
| MDQS preamble start | t _{DDKHMP} | $-0.5\times t_{MCK}-0.6$ | $-0.5 \times t_{\text{MCK}} + 0.6$ | ns | 6 |
| MDQS epilogue end | t _{DDKHME} | -0.6 | 0.6 | ns | 6 |

Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Silicon Rev 2.x or Later

Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 </sub>
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This is typically set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.



8.2.1.4 RMII Receive AC Timing Specifications

This table provides the RMII receive AC timing specifications.

Table 29. RMII Receive AC Timing Specifications

At recommended operating conditions with NV_{DD} of 3.3 V \pm 0.3 V.

| Parameter/Condition | Symbol ¹ | Min | Тур | Мах | Unit |
|---|-------------------------------------|-----|-----|-----|------|
| REF_CLK clock period | t _{RMX} | _ | 20 | — | ns |
| REF_CLK duty cycle | t _{RMXH} /t _{RMX} | 35 | — | 65 | % |
| RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK | t _{RMRDVKH} | 4.0 | — | — | ns |
| RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK | t _{RMRDXKH} | 2.0 | — | — | ns |
| REF_CLK clock rise V _{IL} (min) to V _{IH} (max) | t _{RMXR} | 1.0 | — | 4.0 | ns |
| REF_CLK clock fall time $V_{IH}(max)$ to $V_{IL}(min)$ | t _{RMXF} | 1.0 | — | 4.0 | ns |

Note:

1. The symbols used for timing specifications follow the pattern of t_{(first three letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{RMRDVKH} symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{RMX} clock reference (K) going to the high (H) state or setup time. Also, t_{RMRDXKL} symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{RMX} clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{RMX} represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}

This table provides the AC test load.



Figure 12. AC Test Load

This table shows the RMII receive AC timing diagram.



Figure 13. RMII Receive AC Timing Diagram





This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.

8.3 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-coupled serial link from the dedicated SerDes interface of MPC8313E as shown in Figure 15, where C_{TX} is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features a 50- Ω output impedance. Each input of the SerDes receiver differential pair features 50- Ω on-die termination to XCOREVSS. The reference circuit of the SerDes transmitter and receiver is shown in Figure 33.

When an eTSEC port is configured to operate in SGMII mode, the parallel interface's output signals of this eTSEC port can be left floating. The input signals should be terminated based on the guidelines described in Section 22.5, "Connection Recommendations," as long as such termination does not violate the desired POR configuration requirement on these pins, if applicable.

When operating in SGMII mode, the TSEC_GTX_CLK125 clock is not required for this port. Instead, the SerDes reference clock is required on SD_REF_CLK and SD_REF_CLK pins.

8.3.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 9, "High-Speed Serial Interfaces (HSSI)."



Table 35. SGMII Receive AC Timing Specifications (continued)

At recommended operating conditions with XCOREV_{DD} = 1.0 V \pm 5%.

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|------------------------|-----------------|--------|-----|-------------------|--------|------|
| Total jitter tolerance | JT | 0.65 | _ | _ | UI p-p | 1 |
| Bit error ratio | BER | _ | _ | 10 ⁻¹² | | |
| Unit interval | UI | 799.92 | 800 | 800.08 | ps | 2 |
| AC coupling capacitor | C _{TX} | 5 | _ | 200 | nF | 3 |

Notes:

1. Measured at receiver.

2. Each UI is 800 ps ± 100 ppm.

3. The external AC coupling capacitor is required. It is recommended to be placed near the device transmitter outputs.



Figure 17. SGMII Receiver Input Compliance Mask



- The SD_REF_CLK and SD_REF_CLK are internally AC-coupled differential inputs as shown in Figure 23. Each differential clock input (SD_REF_CLK or SD_REF_CLK) has a 50-Ω termination to XCOREV_{SS} followed by on-chip AC coupling.
- The external reference clock driver must be able to drive this termination.
- The SerDes reference clock input can be either differential or single-ended. Refer to the differential mode and single-ended mode description below for further detailed requirements.
- The maximum average current requirement that also determines the common mode voltage range:
 - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the following bullet for more detail), since the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V/50 = 8 mA) while the minimum common mode input level is 0.1 V above XCOREV_{SS}. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 to 16 mA (0–0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
 - If the device driving the SD_REF_CLK and $\overline{\text{SD}_{\text{REF}}}$ inputs cannot drive 50 Ω to XCOREV_{SS} DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.
- The input amplitude requirement. This requirement is described in detail in the following sections.



Figure 23. Receiver of SerDes Reference Clocks

9.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the MPC8313E SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- Differential mode
 - The input amplitude of the differential clock must be between 400 and 1600 mV differential peak-to-peak (or between 200 and 800 mV differential peak). In other words, each signal wire



of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.

- For external DC-coupled connection, as described in Section 9.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV. Figure 24 shows the SerDes reference clock input requirement for the DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to $XCOREV_{SS}$. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage ($XCOREV_{SS}$). Figure 25 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended mode
 - The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-to-peak (from V_{min} to V_{max}) with SD_REF_CLK either left unconnected or tied to ground.
 - The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 26 shows the SerDes reference clock input requirement for the single-ended signaling mode.
 - To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC coupled externally. For the best noise performance, the reference of the clock could be DC or AC coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.



Figure 24. Differential Reference Clock Input DC Requirements (External DC-Coupled)





Figure 32. Single-Ended Measurement Points for Rise and Fall Time Matching

The other detailed AC requirements of the SerDes reference clocks is defined by each interface protocol based on application usage. Refer to the following section for detailed information:

• Section 8.3.2, "AC Requirements for SGMII SD_REF_CLK and SD_REF_CLK"

9.2.4.1 Spread Spectrum Clock

SD_REF_CLK/SD_REF_CLK are not intended to be used with, and should not be clocked by, a spread spectrum clock source.

9.3 SerDes Transmitter and Receiver Reference Circuits

This figure shows the reference circuits for the SerDes data lane's transmitter and receiver.



Figure 33. SerDes Transmitter and Receiver Reference Circuits

The SerDes data lane's DC and AC specifications are defined in the interface protocol section listed below (SGMII) based on the application usage:

• Section 8.3, "SGMII Interface Electrical Characteristics"

Please note that a external AC-coupling capacitor is required for the above serial transmission protocol with the capacitor value defined in the specifications of the protocol section.



11 Enhanced Local Bus

This section describes the DC and AC electrical specifications for the local bus interface.

11.1 Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the local bus interface.

| Table 44. Local Bus DC Electrical | Characteristics at 3.3 V |
|-----------------------------------|--------------------------|
|-----------------------------------|--------------------------|

| Parameter | Symbol | Min | Max | Unit |
|--|-----------------|------------------------|------------------------|------|
| High-level input voltage for Rev 1.0 | V _{IH} | 2.0 | LV _{DD} + 0.3 | V |
| High-level input voltage for Rev 2.x or later | V _{IH} | 2.1 | LV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| Input current, $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = LV_{DD})$ | I _{IN} | — | ±5 | μA |
| High-level output voltage, ($LV_{DD} = min$, $I_{OH} = -2 mA$) | V _{OH} | LV _{DD} - 0.2 | — | V |
| Low-level output voltage, (LV _{DD} = min, I _{OH} = 2 mA) | V _{OL} | — | 0.2 | V |

Note: The parameters stated in above table are valid for all revisions unless explicitly mentioned.

11.2 Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface.

Table 45. Local Bus General Timing Parameters

| Parameter | Symbol ¹ | Min | Мах | Unit | Note |
|---|-----------------------|------|-----|------|------|
| Local bus cycle time | t _{LBK} | 15 | _ | ns | 2 |
| Input setup to local bus clock | t _{LBIVKH} | 7 | — | ns | 3, 4 |
| Input hold from local bus clock | t _{LBIXKH} | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT1} | 1.5 | — | ns | 5 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT2} | 3 | — | ns | 6 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT3} | 2.5 | — | ns | 7 |
| LALE output rise to LCLK negative edge | t _{LALEHOV} | — | 3.0 | ns | |
| LALE output fall to LCLK negative edge | t _{LALETOT1} | -1.5 | — | ns | 5 |
| LALE output fall to LCLK negative edge | t _{LALETOT2} | -5.0 | — | ns | 6 |
| LALE output fall to LCLK negative edge | t _{LALETOT3} | -4.5 | — | ns | 7 |
| Local bus clock to output valid | t _{LBKHOV} | — | 3 | ns | 3 |
| Local bus clock to output high impedance for LAD | t _{LBKHOZ} | — | 4 | ns | 8 |



Figure 37 through Figure 40 show the local bus signals.





This figure shows the AC timing diagram for the I^2C bus.



Figure 47. I²C Bus AC Timing Diagram

14 PCI

This section describes the DC and AC electrical specifications for the PCI bus.

14.1 PCI DC Electrical Characteristics

This table provides the DC electrical characteristics for the PCI interface.

Table 50. PCI DC Electrical Characteristics¹

| Parameter | Symbol | Test Condition | Min | Мах | Unit |
|---------------------------|-----------------|---|---------------------|-----------------------------------|------|
| High-level input voltage | V _{IH} | $V_{OUT} \ge V_{OH}$ (min) or | $0.5 	imes NV_{DD}$ | NV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | $V_{OUT} \le V_{OL}$ (max) | -0.5 | $0.3\times \text{NV}_{\text{DD}}$ | V |
| High-level output voltage | V _{OH} | $NV_{DD} = min, I_{OH} = -100 \ \mu A$ | $0.9 	imes NV_{DD}$ | - | V |
| Low-level output voltage | V _{OL} | NV_{DD} = min, I_{OL} = 100 μ A | _ | $0.1 	imes NV_{DD}$ | V |
| Input current | I _{IN} | $0~V \leq V_{IN} \leq NV_{DD}$ | _ | ±5 | μA |

Note:

1. Note that the symbol V_{IN} , in this case, represents the NV_{IN} symbol referenced in Table 1 and Table 2.

14.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the MPC8313E is configured as a host or agent device.

This table shows the PCI AC timing specifications at 66 MHz.

Table 51. PCI AC Timing Specifications at 66 MHz

| Parameter | Symbol ¹ | Min | Max | Unit | Note |
|------------------------|---------------------|-----|-----|------|------|
| Clock to output valid | ^t PCKHOV | — | 6.0 | ns | 2 |
| Output hold from clock | t _{PCKHOX} | 1 | — | ns | 2 |



15.2 Timers AC Timing Specifications

This table provides the Timers input and output AC timing specifications.

Table 54. Timers Input AC Timing Specifications¹

| Characteristic | Symbol ² | Min | Unit |
|-----------------------------------|---------------------|-----|------|
| Timers inputs—minimum pulse width | t _{TIWID} | 20 | ns |

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of SYS_CLK_IN. Timings are measured at the pin.

2. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs should be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation

This figure provides the AC test load for the Timers.



Figure 51. Timers AC Test Load

16 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

16.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the GPIO when the GPIO pins are operating from a 3.3-V supply.

| Characteristic | Symbol | Condition | Min | Мах | Unit |
|---------------------|-----------------|--------------------------------|------|------------------------|------|
| Output high voltage | V _{OH} | I _{OH} = -8.0 mA | 2.4 | _ | V |
| Output low voltage | V _{OL} | I _{OL} = 8.0 mA | _ | 0.5 | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | _ | 0.4 | V |
| Input high voltage | V _{IH} | — | 2.0 | NV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | -0.3 | 0.8 | V |
| Input current | I _{IN} | $0~V \leq V_{IN} \leq NV_{DD}$ | — | ±5 | μΑ |

 Table 55. GPIO (When Operating at 3.3 V) DC Electrical Characteristics

Note:

1. This specification only applies to GPIO pins that are operating from a 3.3-V supply. See Table 62 for the power supply listed for the individual GPIO signal.



19.3 Pinout Listings

This table provides the pin-out listing for the MPC8313E, TEPBGAII package.

| Signal | Package Pin Number | Pin Type | Power Supply | Note | | |
|---------------------------------|--------------------|----------|------------------|------|--|--|
| DDR Memory Controller Interface | | | | | | |
| MEMC_MDQ0 | A8 | I/O | GV _{DD} | — | | |
| MEMC_MDQ1 | A9 | I/O | GV _{DD} | — | | |
| MEMC_MDQ2 | C10 | I/O | GV _{DD} | — | | |
| MEMC_MDQ3 | C9 | I/O | GV _{DD} | — | | |
| MEMC_MDQ4 | E9 | I/O | GV _{DD} | — | | |
| MEMC_MDQ5 | E11 | I/O | GV _{DD} | _ | | |
| MEMC_MDQ6 | E10 | I/O | GV _{DD} | — | | |
| MEMC_MDQ7 | C8 | I/O | GV _{DD} | — | | |
| MEMC_MDQ8 | E8 | I/O | GV _{DD} | — | | |
| MEMC_MDQ9 | A6 | I/O | GV _{DD} | — | | |
| MEMC_MDQ10 | B6 | I/O | GV _{DD} | — | | |
| MEMC_MDQ11 | C6 | I/O | GV _{DD} | — | | |
| MEMC_MDQ12 | C7 | I/O | GV _{DD} | — | | |
| MEMC_MDQ13 | D7 | I/O | GV _{DD} | — | | |
| MEMC_MDQ14 | D6 | I/O | GV _{DD} | — | | |
| MEMC_MDQ15 | A5 | I/O | GV _{DD} | — | | |
| MEMC_MDQ16 | A19 | I/O | GV _{DD} | — | | |
| MEMC_MDQ17 | D18 | I/O | GV _{DD} | — | | |
| MEMC_MDQ18 | A17 | I/O | GV _{DD} | — | | |
| MEMC_MDQ19 | E17 | I/O | GV _{DD} | — | | |
| MEMC_MDQ20 | E16 | I/O | GV _{DD} | — | | |
| MEMC_MDQ21 | C18 | I/O | GV _{DD} | — | | |
| MEMC_MDQ22 | D19 | I/O | GV _{DD} | — | | |
| MEMC_MDQ23 | C19 | I/O | GV _{DD} | — | | |
| MEMC_MDQ24 | E19 | I/O | GV _{DD} | _ | | |
| MEMC_MDQ25 | A22 | I/O | GV _{DD} | — | | |
| MEMC_MDQ26 | C21 | I/O | GV _{DD} | — | | |
| MEMC_MDQ27 | C20 | I/O | GV _{DD} | — | | |
| MEMC_MDQ28 | A21 | I/O | GV _{DD} | — | | |

Table 62. MPC8313E TEPBGAII Pinout Listing



Table 69. Package Thermal Characteristics for TEPBGAII (continued)

| Characteristic | Board Type | Symbol | TEPBGA II | Unit | Note |
|-------------------------|--------------------|---------------------|-----------|------|------|
| Junction-to-case | _ | $R_{	ext{	heta}JC}$ | 8 | °C/W | 5 |
| Junction-to-package top | Natural convection | Ψ_{JT} | 7 | °C/W | 6 |

Note:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

21.2 Thermal Management Information

For the following sections, $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$, where $P_{I/O}$ is the power dissipation of the I/O drivers.

21.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_J = junction temperature (°C) T_A = ambient temperature for the package (°C) $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W) P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $T_I - T_A$) are possible.

21.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter



 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, airflow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

| Heat Sink Assuming Thermal Grease | Airflow | Thermal Resistance (°C/W) |
|--|--------------------|------------------------------|
| Wakefield 53 \times 53 \times 2.5 mm pin fin | Natural convection | 13.0 |
| | 0.5 m/s | 10.6 |
| | 1 m/s | 9.7 |
| | 2 m/s | 9.2 |
| | 4 m/s | 8.9 |
| Aavid 35 $\times~$ 31 \times 23 mm pin fin | Natural convection | 14.4 |
| | 0.5 m/s | 11.3 |
| | 1 m/s | 10.5 |
| | 2 m/s | 9.9 |
| | 4 m/s | 9.4 |
| Aavid $30 \times 30 \times 9.4$ mm pin fin | Natural convection | 16.5 |
| | 0.5 m/s | 13.5 |
| | 1 m/s | 12.1 |
| | 2 m/s | 10.9 |
| | 4 m/s | 10.0 |
| Aavid 43 \times 41 \times 16.5 mm pin fin | Natural convection | 14.5 |
| | 0.5 m/s | 11.7 |
| | 1 m/s | 10.5 |
| | 2 m/s | 9.7 |
| | 4 m/s | 9.2 |

Table 70. Thermal Resistance for TEPBGAII with Heat Sink in Open Flow

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in Table 70. More detailed thermal models can be made available on request.



23.1 Part Numbers Fully Addressed by this Document

This table provides the Freescale part numbering nomenclature for the MPC8313E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

| MPC | nnnn | е | t | рр | aa | а | X |
|-----------------|--------------------|---|---|---|--|----------------------------|--|
| Product Code | Part Identifier | Encryption Acceleration | Temperature Range ³ | Package ^{1, 4} | e300 core Frequency ² | DDR Frequency | Revision Level |
| MPC | 8313 | Blank = Not included E = included | Blank = 0° to 105°C C= –40° to 105°C | ZQ = PB TEPBGAII VR = PB free TEPBGAII | AD = 266 MHz AF = 333 MHz AG = 400 MHz | D = 266 MHz F = 333 MHz | Blank = 1.0 A = 2.0 B = 2.1 C = 2.2 |

Table 72. Part Numbering Nomenclature

Note:

1. See Section 19, "Package and Pin Listings," for more information on available package types.

- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.
- 3. Contact local Freescale office on availability of parts with °C temperature range.
- 4. ZQ package was available for Rev 1.0. For Rev 2.x, only VR package is available.

23.2 Part Marking

Parts are marked as shown in this figure.



Notes:

MPCnnnnetppaar is the orderable part number. ATWLYYWW is the standard assembly, test, year, and work week codes. CCCCC is the country code. MMMMM is the mask number.

Figure 62. Part Marking for TEPBGAII Device



24 Revision History

This table summarizes a revision history for this document.

| Rev. Number | Date | Substantive Change(s) |
|----------------|---------|--|
| 4 | 11/2011 | In Table 2, added following notes: Note 3: Min temperature is specified with T_A; Max temperature is specified with T_J Note 4: All Power rails must be connected and power applied to the MPC8313 even if the IP interfaces are not used. Note 5: All I/O pins should be interfaced with peripherals operating at same voltage level. Note 5: All I/O pins should be interfaced with peripherals operating at same voltage level. Note 6: This voltage is the input to the filter discussed in Section 22.2, "PLL Power Supply Filtering." and not necessarily the voltage at the AVDD pin, which may be reduced from VDD by the filter Decoupled PCI_CLK and SYS_CLK_IN rise and fall times in Table 8. Relaxed maximum rise/fall time of SYS_CLK_IN to 4ns. Added a note in Table 27 stating "The frequency of RX_CLK should not exceed the TX_CLK by more than 300 ppm." In Table 30: Changed max value of t_{strgi} in "Data to clock input skew (at receiver)" row from 2.8 to 2.6. Added Note 7, stating that, "The frequency of RX_CLK should not exceed the GTX_CLK125 by more than 300 ppm." Added a note stating "eTSEC should be interfaced with peripheral operating at same voltage level" in Section 8.1.1, "TSEC DC Electrical Characteristics." TSEC1_MDC and TSEC_MDIO are powered at 3.3V by NVDD. Replaced LVDDA/LVDDB with NVDD and removed instances of 2.5V at several places in Section 8.5, "Ethernet Management Interface Electrical Characteristics." In Table 43, changed min/max values of t_{CLK_TOL} from 0.05 to 0.005. In Table 62: Added Note 10: This pin has an internal pull-up. Added Note 12: "In MII mode, GTX_CLK should be pulled down by 300 Ω to V_{SS}" to TSEC1_GTX_CLK and TSEC2_GTX_CLK. In Section 19.1, "Package Parameters for the MPC8313E TEPBGAII," replaced "5.5 Sn/0.5 Cu/4 Ag" with "Sn/3.5 Ag." Added foot note 3 in Table 65 stating "The VCO divider needs to b |
| 3 | 01/2009 | Table 72, in column aa, changed to AG = 400 MHz. |
| 22 | 12/2008 | Made cross-references active for sections figures and tables |
| 2.2 | 12/2000 | - Made Cross-relefences active for sections, injuries, and tables. |
| 2.1 | 12/2008 | Added Figure 2, after Table 2 and renumbered the following figures. |

Table 73. Document Revision History