# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	333MHz
Co-Processors/DSP	Security; SEC 2.2
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography
Package / Case	516-BBGA Exposed Pad
Supplier Device Package	516-TEPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8313ecvraffb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1.10 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the MPC8313E to exchange data between other PowerQUICC family chips, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an independent baud-rate generator, and a control unit.

# 1.11 DMA Controller, Dual I<sup>2</sup>C, DUART, Local Bus Controller, and Timers

The MPC8313E provides an integrated four-channel DMA controller with the following features:

- Allows chaining (both extended and direct) through local memory-mapped chain descriptors (accessible by local masters)
- Supports misaligned transfers

There are two I<sup>2</sup>C controllers. These synchronous, multi-master buses can be connected to additional devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550 programming models. The 16-byte FIFOs are supported for both the transmitter and the receiver.

The MPC8313E local bus controller (LBC) port allows connections with a wide variety of external DSPs and ASICs. Three separate state machines share the same external pins and can be programmed separately to access different types of devices. The general-purpose chip select machine (GPCM) controls accesses to asynchronous devices using a simple handshake protocol. The three user programmable machines (UPMs) can be programmed to interface to synchronous devices or custom ASIC interfaces. Each chip select can be configured so that the associated chip interface can be controlled by the GPCM or UPM controller. The FCM provides a glueless interface to parallel-bus NAND Flash E2PROM devices. The FCM contains three basic configuration register groups—BR*n*, OR*n*, and FMR. Both may exist in the same system. The local bus can operate at up to 66 MHz.

The MPC8313E system timers include the following features: periodic interrupt timer, real time clock, software watchdog timer, and two general-purpose timer blocks.

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8313E. The MPC8313E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.



# 6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Rev. 1.0 Silicon

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
MCK[ <i>n</i> ] cycle time, MCK[ <i>n</i> ]/MCK[ <i>n</i> ] crossing	t <sub>MCK</sub>	6	10	ns	2
ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz	<sup>t</sup> DDKHAS	2.1 2.5	_	ns	3
ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz	<sup>t</sup> ddkhax	2.4 3.15		ns	3
MCS[ <i>n</i> ] output setup with respect to MCK 333 MHz 266 MHz	t <sub>DDKHCS</sub>	2.4 3.15		ns	3
MCS[ <i>n</i> ] output hold with respect to MCK 333 MHz 266 MHz	<sup>t</sup> DDKHCX	2.4 3.15	_	ns	3
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4
MDQ//MDM output setup with respect to MDQS 333 MHz 266 MHz	<sup>t</sup> DDKHDS, <sup>t</sup> DDKLDS	800 900	—	ps	5
MDQ//MDM output hold with respect to MDQS 333 MHz 266 MHz	<sup>t</sup> DDKHDX, <sup>t</sup> DDKLDX	900 1100		ps	5
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5\times t_{\text{MCK}}-0.6$	$-0.5  imes t_{MCK}$ + 0.6	ns	6
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	6

#### Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
  </sub>
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
- 4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.



This figure shows the MII receive AC timing diagram.



Figure 10. MII Receive AC Timing Diagram RMII AC Timing Specifications

# 8.2.1.3 RMII Transmit AC Timing Specifications

This table provides the RMII transmit AC timing specifications.

## Table 28. RMII Transmit AC Timing Specifications

At recommended operating conditions with NV<sub>DD</sub> of 3.3 V  $\pm$  0.3 V.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
REF_CLK clock	t <sub>RMX</sub>	_	20	_	ns
REF_CLK duty cycle	t <sub>RMXH/</sub> t <sub>RMX</sub>	35	_	65	%
REF_CLK to RMII data TXD[1:0], TX_EN delay	t <sub>RMTKHDX</sub>	2	_	10	ns
REF_CLK data clock rise $V_{IL}(min)$ to $V_{IH}(max)$	t <sub>RMXR</sub>	1.0	_	4.0	ns
REF_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$	t <sub>RMXF</sub>	1.0		4.0	ns

Note:

The symbols used for timing specifications follow the pattern of t<sub>(first three letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>RMTKHDX</sub> symbolizes RMII transmit timing (RMT) for the time t<sub>RMX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

This figure shows the RMII transmit AC timing diagram.



Figure 11. RMII Transmit AC Timing Diagram



#### 8.3.2 AC Requirements for SGMII SD REF CLK and SD REF CLK

This table lists the SGMII SerDes reference clock AC requirements. Note that SD\_REF\_CLK and SD REF CLK are not intended to be used with, and should not be clocked by, a spread spectrum clock source.

Symbol	Parameter Description	Min	Тур	Мах	Unit
t <sub>REF</sub>	REFCLK cycle time	—	8	—	ns
t <sub>REFCJ</sub>	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles	_	—	100	ps
t <sub>REFPJ</sub>	Phase jitter. Deviation in edge location with respect to mean edge location	-50	_	50	ps

## Table 31. SD\_REF\_CLK and SD\_REF\_CLK AC Requirements

#### 8.3.3 SGMII Transmitter and Receiver DC Electrical Characteristics

Table 32 and Table 33 describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD TX[n] and SD\_TX[*n*]) as depicted in Figure 16.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	XCOREV <sub>DD</sub>	0.95	1.0	1.05	V	
Output high voltage	V <sub>OH</sub>	—	—	XCOREV <sub>DD-Typ</sub> /2 +  V <sub>OD</sub>   <sub>-max</sub> /2	mV	1
Output low voltage	V <sub>OL</sub>	XCOREV <sub>DD-Typ</sub> /2 -  V <sub>OD</sub>   <sub>-max</sub> /2	—	—	mV	1
Output ringing	V <sub>RING</sub>	—	_	10	%	
Output differential voltage <sup>2, 3</sup>	V <sub>OD</sub>	323	500	725	mV	Equalization setting: 1.0x
Output offset voltage	V <sub>OS</sub>	425	500	575	mV	1, 4
Output impedance (single-ended)	R <sub>O</sub>	40	—	60	Ω	
Mismatch in a pair	ΔR <sub>O</sub>	—	—	10	%	
Change in V <sub>OD</sub> between 0 and 1	$\Delta  V_{OD} $	—	—	25	mV	
Change in V <sub>OS</sub> between 0 and 1	ΔV <sub>OS</sub>	—	—	25	mV	
Output current on short to GND	I <sub>SA</sub> , I <sub>SB</sub>	_	_	40	mA	

Table 32. SGMII DC Transmitter Electrical Characteristics

## Notes:

- 1. This will not align to DC-coupled SGMII. XCOREV<sub>DD-Typ</sub> = 1.0 V. 2.  $|V_{OD}| = |V_{TXn} V_{\overline{TXn}}|$ .  $|V_{OD}|$  is also referred as output differential peak voltage.  $V_{TX-DIFFp-p} = 2^*|V_{OD}|$ .
- 3. The  $|V_{OD}|$  value shown in the Typ column is based on the condition of  $XCOREV_{DD-Typ} = 1.0$  V, no common mode offset variation ( $V_{OS}$  = 500 mV), SerDes transmitter is terminated with 100- $\Omega$  differential load between TX[*n*] and TX[*n*].
- 4. V<sub>OS</sub> is also referred to as output common mode voltage.



of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.

- For external DC-coupled connection, as described in Section 9.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV. Figure 24 shows the SerDes reference clock input requirement for the DC-coupled connection scheme.
- For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to  $XCOREV_{SS}$ . Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage ( $XCOREV_{SS}$ ). Figure 25 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended mode
  - The reference clock can also be single-ended. The SD\_REF\_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-to-peak (from  $V_{min}$  to  $V_{max}$ ) with SD\_REF\_CLK either left unconnected or tied to ground.
  - The SD\_REF\_CLK input average voltage must be between 200 and 400 mV. Figure 26 shows the SerDes reference clock input requirement for the single-ended signaling mode.
  - To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC coupled externally. For the best noise performance, the reference of the clock could be DC or AC coupled into the unused phase (SD\_REF\_CLK) through the same source impedance as the clock input (SD\_REF\_CLK) in use.



Figure 24. Differential Reference Clock Input DC Requirements (External DC-Coupled)





Figure 25. Differential Reference Clock Input DC Requirements (External AC-Coupled)





# 9.2.3 Interfacing With Other Differential Signaling Levels

- With on-chip termination to XCOREV<sub>SS</sub>, the differential reference clocks inputs are HCSL (high-speed current steering logic) compatible DC coupled.
- Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used but may need to be AC coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection.
- LVPECL outputs can produce a signal with too large of an amplitude and may need to be DC-biased at the clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to AC coupling.

## NOTE

Figure 27 through Figure 30 are for conceptual reference only. Due to the fact that the clock driver chip's internal structure, output impedance, and termination requirements are different between various clock driver chip manufacturers, it is possible that the clock circuit reference designs provided by clock driver chip vendors are different from what is shown in the figures. They might also vary from one vendor to the other. Therefore, Freescale can neither provide the optimal clock driver reference circuits, nor guarantee the correctness of the following clock driver connection reference circuits. It is recommended that the system designer contact the selected clock driver chip vendor for the optimal reference circuits for the MPC8313E SerDes reference clock receiver requirement provided in this document.



This figure shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC levels of the clock driver chip is compatible with MPC8313E SerDes reference clock input's DC requirement.



Figure 27. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)

This figure shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock driver's common mode voltage is higher than the MPC8313E SerDes reference clock input's allowed range (100 to 400 mV), the AC-coupled connection scheme must be used. It assumes the LVDS output driver features a 50- $\Omega$  termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.



Figure 28. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)

This figure shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with the MPC8313E SerDes reference clock input's DC requirement, AC coupling has to be used. Figure 29





Figure 32. Single-Ended Measurement Points for Rise and Fall Time Matching

The other detailed AC requirements of the SerDes reference clocks is defined by each interface protocol based on application usage. Refer to the following section for detailed information:

• Section 8.3.2, "AC Requirements for SGMII SD\_REF\_CLK and SD\_REF\_CLK"

## 9.2.4.1 Spread Spectrum Clock

SD\_REF\_CLK/SD\_REF\_CLK are not intended to be used with, and should not be clocked by, a spread spectrum clock source.

# 9.3 SerDes Transmitter and Receiver Reference Circuits

This figure shows the reference circuits for the SerDes data lane's transmitter and receiver.



Figure 33. SerDes Transmitter and Receiver Reference Circuits

The SerDes data lane's DC and AC specifications are defined in the interface protocol section listed below (SGMII) based on the application usage:

• Section 8.3, "SGMII Interface Electrical Characteristics"

Please note that a external AC-coupling capacitor is required for the above serial transmission protocol with the capacitor value defined in the specifications of the protocol section.





# 10.2 On-Chip USB PHY

This section describes the DC and AC electrical specifications for the on-chip USB PHY of the MPC8313E. See Chapter 7 in the *USB Specifications Rev. 2*, for more information.

This table provides the USB clock input (USB\_CLK\_IN) DC timing specifications.

Table 42. l	USB	CLK	IN DC	Electrical	Characteristics

Parameter	Symbol	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>	2.7	NV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3	0.4	V

This table provides the USB clock input (USB\_CLK\_IN) AC timing specifications.

Table 43. USB_CLK	_IN AC Timing	<b>J</b> Specifications
-------------------	---------------	-------------------------

Parameter/Condition	Conditions	Symbol	Min	Тур	Мах	Unit
Frequency range	—	f <sub>USB_CLK_IN</sub>	_	24	48	MHz
Clock frequency tolerance	_	<sup>t</sup> CLK_TOL	-0.005	0	0.005	%
Reference clock duty cycle	Measured at 1.6 V	t <sub>CLK_DUTY</sub>	40	50	60	%
Total input jitter/time interval error	Peak-to-peak value measured with a second order high-pass filter of 500 kHz bandwidth	t <sub>CLK_PJ</sub>	—	_	200	ps





Figure 39. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4





# 13 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface.

# **13.1** I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the  $I^2C$  interface.

## Table 48. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with NV\_{DD} of 3.3 V  $\pm$  0.3 V.

Parameter	Symbol	Min	Мах	Unit	Note
Input high voltage level	V <sub>IH</sub>	$0.7  imes NV_{DD}$	NV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times \text{NV}_{\text{DD}}$	V	
Low level output voltage	V <sub>OL</sub>	0	$0.2\times \text{NV}_{\text{DD}}$	V	1
Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF	<sup>t</sup> I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	CI	—	10	pF	
Input current, (0 V $\leq$ V <sub>IN</sub> $\leq$ NV <sub>DD</sub> )	I <sub>IN</sub>		± 5	μA	4

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

- 2.  $C_B$  = capacitance of one bus line in pF.
- 3. Refer to the MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, for information on the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if  $\mathsf{NV}_{\mathsf{DD}}$  is switched off.

# 13.2 I<sup>2</sup>C AC Electrical Specifications

This table provides the AC timing parameters for the  $I^2C$  interface.

## Table 49. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 48).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μS
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μS
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μS
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	_	μs
Data setup time	t <sub>I2DVKH</sub>	100	_	ns



Signal	Package Pin Number	Pin Type	Power Supply	Note
LA24	E23	0	LV <sub>DD</sub>	11
LA25	D22	0	LV <sub>DD</sub>	11
LCS0	D23	0	LV <sub>DD</sub>	10
LCS1	J26	0	LV <sub>DD</sub>	10
LCS2	F22	0	LV <sub>DD</sub>	10
LCS3	D26	0	LV <sub>DD</sub>	10
LWE0/LFWE	E24	0	LV <sub>DD</sub>	10
LWE1	H26	0	LV <sub>DD</sub>	10
LBCTL	L22	0	LV <sub>DD</sub>	10
LALE/M1LALE/M2LALE	E26	0	LV <sub>DD</sub>	11
LGPL0/LFCLE	AA23	0	LV <sub>DD</sub>	_
LGPL1/LFALE	AA24	0	LV <sub>DD</sub>	_
LGPL2/LOE/LFRE	AA25	0	LV <sub>DD</sub>	10
LGPL3/LFWP	AA26	0	LV <sub>DD</sub>	_
LGPL4/LGTA/LUPWAIT/LFRB	Y22	I/O	LV <sub>DD</sub>	2
LGPL5	E21	0	LV <sub>DD</sub>	10
LCLK0	H22	0	LV <sub>DD</sub>	11
LCLK1	G26	0	LV <sub>DD</sub>	11
LA0/GPIO0/MSRCID0	AC24	I/O	LV <sub>DD</sub>	_
LA1/GPIO1//MSRCID1	Y24	I/O	LV <sub>DD</sub>	_
LA2/GPIO2//MSRCID2	Y26	I/O	LV <sub>DD</sub>	_
LA3/GPIO3//MSRCID3	W22	I/O	LV <sub>DD</sub>	_
LA4/GPIO4//MSRCID4	W24	I/O	LV <sub>DD</sub>	_
LA5/GPIO5/MDVAL	W26	I/O	LV <sub>DD</sub>	_
LA6/GPIO6	V22	I/O	LV <sub>DD</sub>	
LA7/GPIO7/TSEC_1588_TRIG2	V23	I/O	LV <sub>DD</sub>	8
LA8/GPIO13/TSEC_1588_ALARM1	V24	I/O	LV <sub>DD</sub>	8
LA9/GPIO14/TSEC_1588_PP3	V25	I/O	LV <sub>DD</sub>	8
LA10/TSEC_1588_CLK	V26	0	LV <sub>DD</sub>	8
LA11/TSEC_1588_GCLK	U22	0	LV <sub>DD</sub>	8
LA12/TSEC_1588_PP1	AD24	0	LV <sub>DD</sub>	8
LA13/TSEC_1588_PP2	L25	0	LV <sub>DD</sub>	8

## Table 62. MPC8313E TEPBGAII Pinout Listing (continued)



Signal	Package Pin Number	Pin Type	Power Supply	Note			
PCI_TRDY	AD13	I/O	NV <sub>DD</sub>	5			
PCI_IRDY	AC15	I/O	NV <sub>DD</sub>	5			
PCI_STOP	AF13	I/O	NV <sub>DD</sub>	5			
PCI_DEVSEL	AC14	I/O	NV <sub>DD</sub>	5			
PCI_IDSEL	AF20	I	NV <sub>DD</sub>	—			
PCI_SERR	AE15	I/O	NV <sub>DD</sub>	5			
PCI_PERR	AD15	I/O	NV <sub>DD</sub>	5			
PCI_REQ0	AB10	I/O	NV <sub>DD</sub>	—			
PCI_REQ1/CPCI_HS_ES	AD9	I	NV <sub>DD</sub>	—			
PCI_REQ2	AD8	I	NV <sub>DD</sub>	—			
PCI_GNT0	AC11	I/O	NV <sub>DD</sub>	—			
PCI_GNT1/CPCI_HS_LED	AE7	0	NV <sub>DD</sub>	—			
PCI_GNT2/CPCI_HS_ENUM	AD7	0	NV <sub>DD</sub>	—			
M66EN	AD21	I	NV <sub>DD</sub>	—			
PCI_CLK0	AF17	0	NV <sub>DD</sub>	—			
PCI_CLK1	AB16	0	NV <sub>DD</sub>	—			
PCI_CLK2	AF18	0	NV <sub>DD</sub>	—			
PCI_PME	AD22	I/O	NV <sub>DD</sub>	5			
ETSEC1/_USBULPI							
TSEC1_COL/USBDR_TXDRXD0	AD2	I/O	LV <sub>DDB</sub>	—			
TSEC1_CRS/USBDR_TXDRXD1	AC3	I/O	LV <sub>DDB</sub>	—			
TSEC1_GTX_CLK/USBDR_TXDRXD2	AF3	I/O	LV <sub>DDB</sub>	3, 12			
TSEC1_RX_CLK/USBDR_TXDRXD3	AE3	I/O	LV <sub>DDB</sub>	—			
TSEC1_RX_DV/USBDR_TXDRXD4	AD3	I/O	LV <sub>DDB</sub>	—			
TSEC1_RXD3/USBDR_TXDRXD5	AC6	I/O	LV <sub>DDB</sub>	—			
TSEC1_RXD2/USBDR_TXDRXD6	AF4	I/O	LV <sub>DDB</sub>	—			
TSEC1_RXD1/USBDR_TXDRXD7	AB6	I/O	LV <sub>DDB</sub>	—			
TSEC1_RXD0/USBDR_NXT/TSEC_1588_TRIG1	AB5	I	LV <sub>DDB</sub>	—			
TSEC1_RX_ER/USBDR_DIR/TSEC_1588_TRIG2	AD4	I	LV <sub>DDB</sub>	—			
TSEC1_TX_CLK/USBDR_CLK/TSEC_1588_CLK	AF5	I	LV <sub>DDB</sub>	—			
TSEC1_TXD3/TSEC_1588_GCLK	AE6	0	LV <sub>DDB</sub>	—			
TSEC1_TXD2/TSEC_1588_PP1	AC7	0	LV <sub>DDB</sub>				

## Table 62. MPC8313E TEPBGAII Pinout Listing (continued)



## Table 62. MPC8313E TEPBGAII Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Note			
SPI							
SPIMOSI/GTM1_TIN3/GTM2_TIN4/GPIO28/LSRCID4	H1	I/O	NV <sub>DD</sub>	_			
SPIMISO/GTM1_TGATE3/GTM2_TGATE4/GPIO29/ LDVAL	НЗ	I/O	$NV_{DD}$	_			
SPICLK/GTM1_TOUT3/GPIO30	G1	I/O	NV <sub>DD</sub>				
SPISEL/GPIO31	G3	I/O	NV <sub>DD</sub>	_			
Power and Ground Supplies							
AV <sub>DD1</sub>	F14	Power for e300 core APLL (1.0 V)	_				
AV <sub>DD2</sub>	P21	Power for system APLL (1.0 V)	—	_			
GV <sub>DD</sub>	A2,A3,A4,A24,A25,B3, B4,B5,B12,B13,B20,B21, B24,B25,B26,D1,D2,D8, D9,D16,D17	Power for DDR1 and DDR2 DRAM I/O voltage (1.8/2.5 V)	_	_			
LV <sub>DD</sub>	D24,D25,G23,H23,R23, T23,W25,Y25,AA22,AC23	Power for local bus (3.3 V)	—	_			
LV <sub>DDA</sub>	W2,Y2	Power for eTSEC2 (2.5 V, 3.3 V)	—	_			
LV <sub>DDB</sub>	AC8,AC9,AE4,AE5	Power for eTSEC1/ USB DR (2.5 V, 3.3 V)	_	_			
MV <sub>REF</sub>	C14,D14	Reference voltage signal for DDR	—	_			
NV <sub>DD</sub>	G4,H4,L2,M2,AC16,AC17, AD25,AD26,AE12,AE13, AE20,AE21,AE24,AE25, AE26,AF24,AF25	Standard I/O voltage (3.3 V)	_	_			
V <sub>DD</sub>	K11,K12,K13,K14,K15, K16,L10,L17,M10,M17, N10,N17,U12,U13,	Power for core (1.0 V)	_	_			
V <sub>DDC</sub>	F6,F10,F19,K6,K10,K17, K21,P6,P10,P17,R10,R17, T10,T17,U10,U11,U14, U15,U16,U17,W6,W21, AA6,AA10,AA14,AA19	Internal core logic constant power (1.0 V)	_	_			



# 20 Clocking

This figure shows the internal distribution of clocks within the MPC8313E.



<sup>2</sup> Multiplication factor L = 2, 3, 4, 5, and 6. Value is decided by RCWLR[SPMF].





RCWL[SPMF]	System PLL Multiplication Factor
0100	× 4
0101	× 5
0110	× 6
0111–1111	Reserved

## Table 65. System PLL Multiplication Factors (continued)

### Note:

1. If RCWL[DDRCM] and RCWL[LBCM] are both cleared, the system PLL VCO frequency = (CSB frequency) × (System PLL VCO Divider).

2. If either RCWL[DDRCM] or RCWL[LBCM] are set, the system PLL VCO frequency = 2 × (CSB frequency) × (System PLL VCO Divider).

3. The VCO divider needs to be set properly so that the System PLL VCO frequency is in the range of 450–750 MHz

As described in Section 20, "Clocking," the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG\_CLKIN\_DIV configuration input signal select the ratio between the primary clock input (SYS\_CLK\_IN or PCI\_SYNC\_IN) and the internal coherent system bus clock (*csb\_clk*). This table shows the expected frequency values for the CSB frequency for select *csb\_clk* to SYS\_CLK\_IN/PCI\_SYNC\_IN ratios.

			Input Clock Frequency (MHz) <sup>2</sup>			
CFG_CLKIN_DIV at Reset <sup>1</sup>	SPMF	<i>csb_clk</i> :Input Clock Ratio <sup>2</sup>	24	25	33.33	66.67
			csb_clk Frequency (MHz)			
High	0010	2:1				133
High	0011	3:1			100	
High	0100	4:1		100	133	
High	0101	5:1	120	125	167	
High	0110	6:1	144	150		
Low	0010	2:1				133
Low	0011	3:1			100	
Low	0100	4:11		100	133	
Low	0101	5:1	120	125	167	
Low	0110	6:1	144	150		

Table 66. CSB Frequency Options

<sup>1</sup> CFG\_CLKIN\_DIV select the ratio between SYS\_CLK\_IN and PCI\_SYNC\_OUT.

<sup>2</sup> SYS\_CLK\_IN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.



(edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)  $T_B$  = board temperature at the package perimeter (°C)  $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51–8  $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

# 21.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

where:

 $T_I$  = junction temperature (°C)

 $T_I = T_T + (\Psi_{IT} \times P_D)$ 

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

# 21.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)  $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)  $R_{\theta CA}$  = case-to- ambient thermal resistance (°C/W)



This table summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{DD}$ , nominal NV<sub>DD</sub>, 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI Signals (Not Including PCI Output Clocks)	PCI Output Clocks (Including PCI_SYNC_OUT)	DDR DRAM	Symbol	Unit
R <sub>N</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	Ω
R <sub>P</sub>	42 Target	25 Target	42 Target	20 Target	Z <sub>0</sub>	Ω
Differential	NA	NA	NA	NA	Z <sub>DIFF</sub>	Ω

 Table 71. Impedance Characteristics

Note: Nominal supply voltages. See Table 1,  $T_J$  = 105 °C.

# 22.7 Configuration Pin Muxing

The MPC8313E provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when PORESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

# 22.8 Pull-Up Resistor Requirements

The MPC8313E requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C, and IPIC (integrated programmable interrupt controller).

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 61. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions because most have asynchronous behavior and spurious assertion, which give unpredictable results.

Refer to the PCI 2.2 Specification, for all pull-ups required for PCI.

# 22.9 JTAG Configuration Signals

Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in IEEE 1149.1, but is provided on any Freescale devices that are built on Power Architecture technology. The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, systems generally assert TRST during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to PORESET is not practical.





## Notes:

 Some systems require power to be fed from the application board into the debugger repeater card via the COP header. In this case the resistor value for VDD\_SENSE should be around 20 Ω.
 Key location; pin 14 is not physically present on the COP header.

Figure 61. JTAG Interface Connection

# 23 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 23.1, "Part Numbers Fully Addressed by this Document."

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC8313EEC Rev. 4 11/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QorlQ is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. RapidIO is a registered trademark of the RapidIO Trade Association. IEEE 1588 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© 2007–2011 Freescale Semiconductor, Inc.



