# E·XFL

### NXP USA Inc. - MPC8313ECZQAGDC Datasheet



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Security; SEC 2.2
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography
Package / Case	516-BBGA Exposed Pad
Supplier Device Package	516-TEPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8313eczqagdc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 1.6 USB Dual-Role Controller

The MPC8313E USB controller includes the following features:

- Supports USB on-the-go mode, which includes both device and host functionality, when using an external ULPI (UTMI + low-pin interface) PHY
- Compatible with Universal Serial Bus Specification, Rev. 2.0
- Supports operation as a stand-alone USB device
  - Supports one upstream facing port
  - Supports three programmable USB endpoints
- Supports operation as a stand-alone USB host controller
  - Supports USB root hub with one downstream-facing port
  - Enhanced host controller interface (EHCI) compatible
- Supports high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation. Low-speed operation is supported only in host mode.
- Supports UTMI + low pin interface (ULPI) or on-chip USB 2.0 full-speed/high-speed PHY

## 1.7 Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The MPC8313E eTSECs include the following features:

- Two RGMII/SGMII/MII/RMII/RTBI interfaces
- Two controllers designed to comply with IEEE Std 802.3®, 802.3u®, 802.3x®, 802.3z®, 802.3au®, and 802.3ab®
- Support for Wake-on-Magic Packet<sup>™</sup>, a method to bring the device from standby to full operating mode
- MII management interface for external PHY control and status
- Three-speed support (10/100/1000 Mbps)
- On-chip high-speed serial interface to external SGMII PHY interface
- Support for IEEE Std 1588<sup>TM</sup>
- Support for two full-duplex FIFO interface modes
- Multiple PHY interface configuration
- TCP/IP acceleration and QoS features available
- IP v4 and IP v6 header recognition on receive
- IP v4 header checksum verification and generation
- TCP and UDP checksum verification and generation
- Per-packet configurable acceleration
- Recognition of VLAN, stacked (queue in queue) VLAN, IEEE Std 802.2<sup>®</sup>, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
- Transmission from up to eight physical queues.
- Reception to up to eight physical queues



Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCK[ <i>n</i> ] cycle time, MCK[ <i>n</i> ]/MCK[ <i>n</i> ] crossing	t <sub>MCK</sub>	6	10	ns	2
ADDR/CMD output setup with respect to MCK 333 MHz 266 MHz	t <sub>DDKHAS</sub>	2.1 2.5	_	ns	3
ADDR/CMD output hold with respect to MCK 333 MHz 266 MHz	t <sub>DDKHAX</sub>	2.0 2.7	_	ns	3
MCS[ <i>n</i> ] output setup with respect to MCK 333 MHz 266 MHz	t <sub>DDKHCS</sub>	2.1 3.15	_	ns	3
MCS[ <i>n</i> ] output hold with respect to MCK 333 MHz 266 MHz	t <sub>DDKHCX</sub>	2.0 2.7	_	ns	3
MCK to MDQS Skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4
MDQ//MDM output setup with respect to MDQS 333 MHz 266 MHz	<sup>t</sup> DDKHDS, <sup>t</sup> DDKLDS	800 900		ps	5
MDQ//MDM output hold with respect to MDQS 333 MHz 266 MHz	<sup>t</sup> DDKHDX, <sup>t</sup> DDKLDX	750 1000		ps	5
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5\times t_{MCK}-0.6$	$-0.5 \times t_{\text{MCK}} + 0.6$	ns	6
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	6

### Table 21. DDR and DDR2 SDRAM Output AC Timing Specifications for Silicon Rev 2.x or Later

#### Notes:

- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
  </sub>
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
- 4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.





This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.

### 8.3 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-coupled serial link from the dedicated SerDes interface of MPC8313E as shown in Figure 15, where  $C_{TX}$  is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features a 50- $\Omega$  output impedance. Each input of the SerDes receiver differential pair features 50- $\Omega$  on-die termination to XCOREVSS. The reference circuit of the SerDes transmitter and receiver is shown in Figure 33.

When an eTSEC port is configured to operate in SGMII mode, the parallel interface's output signals of this eTSEC port can be left floating. The input signals should be terminated based on the guidelines described in Section 22.5, "Connection Recommendations," as long as such termination does not violate the desired POR configuration requirement on these pins, if applicable.

When operating in SGMII mode, the TSEC\_GTX\_CLK125 clock is not required for this port. Instead, the SerDes reference clock is required on SD\_REF\_CLK and SD\_REF\_CLK pins.

### 8.3.1 DC Requirements for SGMII SD\_REF\_CLK and SD\_REF\_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 9, "High-Speed Serial Interfaces (HSSI)."



 Table 33. SGMII DC Receiver Electrical Characteristics (continued)

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Common mode input voltage	V <sub>CM</sub>	_	V <sub>xcorevss</sub>	—	V	4

Notes:

1. Input must be externally AC-coupled.

2.  $V_{RX\_DIFFp-p}$  is also referred to as peak to peak input differential voltage

3.  $V_{CM\_ACp-p}$  is also referred to as peak to peak AC common mode voltage.

4. On-chip termination to XCOREV<sub>SS</sub>.

### 8.3.4 SGMII AC Timing Specifications

This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver characteristics are measured at the transmitter outputs  $(TX[n] \text{ and } \overline{TX}[n])$  or at the receiver inputs  $(RX[n] \text{ and } \overline{RX}[n])$  as depicted in Figure 18, respectively.

### 8.3.4.1 SGMII Transmit AC Timing Specifications

This table provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

### Table 34. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XCOREV<sub>DD</sub> = 1.0 V  $\pm$  5%.

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Deterministic jitter	JD	—	—	0.17	UI p-p	
Total jitter	JT	—	—	0.35	UI p-p	
Unit interval	UI	799.92	800	800.08	ps	1
V <sub>OD</sub> fall time (80%–20%)	tfall	50	—	120	ps	
V <sub>OD</sub> rise time (20%–80%)	t <sub>rise</sub>	50	—	120	ps	

Note:

1. Each UI is 800 ps  $\pm$  100 ppm.

### 8.3.4.2 SGMII Receive AC Timing Specifications

This table provides the SGMII receive AC timing specifications. Source synchronous clocking is not supported. Clock is recovered from the data. Figure 17 shows the SGMII receiver input compliance mask eye diagram.

### Table 35. SGMII Receive AC Timing Specifications

At recommended operating conditions with XCOREV<sub>DD</sub> = 1.0 V  $\pm$  5%.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Deterministic jitter tolerance	JD	0.37	—	_	UI p-p	1
Combined deterministic and random jitter tolerance	JDR	0.55	_	_	UI p-p	1
Sinusoidal jitter tolerance	JSIN	0.1	—		UI p-p	1





Figure 18. SGMII AC Test/Measurement Load

### 8.4 eTSEC IEEE 1588 AC Specifications

This figure provides the data and command output timing diagram.



**Note:** The output delay is count starting rising edge if t<sub>T1588CLKOUT</sub> is non-inverting. Otherwise, it is count starting falling edge.

Figure 19. eTSEC IEEE 1588 Output AC Timing

This figure provides the data and command input timing diagram.



Figure 20. eTSEC IEEE 1588 Input AC Timing

This table lists the IEEE 1588 AC timing specifications.

### Table 36. eTSEC IEEE 1588 AC Timing Specifications

At recommended operating conditions with L/TV\_DD of 3.3 V  $\pm$  5%.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
TSEC_1588_CLK clock period	t <sub>T1588CLK</sub>	3.8		$T_{RX\_CLK} \times 9$	ns	1, 3
TSEC_1588_CLK duty cycle	t <sub>T1588CLKH</sub> /t <sub>T1588CLK</sub>	40	50	60	%	



assumes that the LVPECL clock driver's output impedance is 50  $\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC coupling. Its value could be ranged from 140 to 240  $\Omega$  depending on the clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's 50- $\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the MPC8313E SerDes3 reference clock's differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output's differential peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67, which requires R2 = 25  $\Omega$ . Consult with the clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.



Figure 29. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

This figure shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with the MPC8313E SerDes reference clock input's DC requirement.



Figure 30. Single-Ended Connection (Reference Only)



### 9.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low-phase noise and cycle-to-cycle jitter. Phase noise less than 100 kHz can be tracked by the PLL and data recovery loops and is less of a problem. Phase noise above 15 MHz is filtered by the PLL. The most problematic phase noise occurs in the 1–15 MHz range. The source impedance of the clock driver should be 50  $\Omega$  to match the transmission line and reduce reflections which are a source of noise to the system.

This table describes some AC parameters for SGMII protocol.

### Table 39. SerDes Reference Clock Common AC Parameters

At recommended operating conditions with  $XV_{DD\_SRDS1}$  or  $XV_{DD\_SRDS2}$  = 1.0 V ± 5%.

Parameter	Symbol	Min	Max	Unit	Note
Rising edge rate	Rise edge rate	1.0	4.0	V/ns	2, 3
Falling edge rate	Fall edge rate	1.0	4.0	V/ns	2, 3
Differential input high voltage	V <sub>IH</sub>	+200	—	mV	2
Differential input low voltage	V <sub>IL</sub>	_	-200	mV	2
Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching	Rise-fall matching	_	20	%	1, 4

#### Notes:

- 1. Measurement taken from single-ended waveform.
- 2. Measurement taken from differential waveform.
- 3. Measured from –200 to +200 mV on the differential waveform (derived from SD*n*\_REF\_CLK minus SD*n*\_REF\_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 31.
- 4. Matching applies to rising edge rate for SDn\_REF\_CLK and falling edge rate for SDn\_REF\_CLK. It is measured using a 200 mV window centered on the median cross point, where SDn\_REF\_CLK rising meets SDn\_REF\_CLK falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The rise edge rate of SDn\_REF\_CLK should be compared to the fall edge rate of SDn\_REF\_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 32.



Figure 31. Differential Measurement Points for Rise and Fall Time



## 11 Enhanced Local Bus

This section describes the DC and AC electrical specifications for the local bus interface.

## **11.1 Local Bus DC Electrical Characteristics**

This table provides the DC electrical characteristics for the local bus interface.

Table 44. Local Bus DC Electrical Chara	cteristics at 3.3 V
---	---------------------

Parameter	Symbol	Min	Мах	Unit
High-level input voltage for Rev 1.0	V <sub>IH</sub>	2.0	LV <sub>DD</sub> + 0.3	V
High-level input voltage for Rev 2.x or later	V <sub>IH</sub>	2.1	LV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current, $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = LV_{DD})$	I <sub>IN</sub>	—	±5	μA
High-level output voltage, (LV <sub>DD</sub> = min, $I_{OH} = -2$ mA)	V <sub>OH</sub>	LV <sub>DD</sub> - 0.2	—	V
Low-level output voltage, (LV <sub>DD</sub> = min, I <sub>OH</sub> = 2 mA)	V <sub>OL</sub>	—	0.2	V

Note: The parameters stated in above table are valid for all revisions unless explicitly mentioned.

## 11.2 Local Bus AC Electrical Specifications

This table describes the general timing parameters of the local bus interface.

Table 45. Local Bus General Timing Parameters

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Local bus cycle time	t <sub>LBK</sub>	15	_	ns	2
Input setup to local bus clock	t <sub>LBIVKH</sub>	7	—	ns	3, 4
Input hold from local bus clock	t <sub>LBIXKH</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7
LALE output rise to LCLK negative edge	t <sub>LALEHOV</sub>	—	3.0	ns	
LALE output fall to LCLK negative edge	t <sub>LALETOT1</sub>	-1.5	—	ns	5
LALE output fall to LCLK negative edge	t <sub>LALETOT2</sub>	-5.0	—	ns	6
LALE output fall to LCLK negative edge	t <sub>LALETOT3</sub>	-4.5	—	ns	7
Local bus clock to output valid	t <sub>LBKHOV</sub>	—	3	ns	3
Local bus clock to output high impedance for LAD	t <sub>LBKHOZ</sub>	—	4	ns	8



# 13 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface.

## **13.1** I<sup>2</sup>C DC Electrical Characteristics

This table provides the DC electrical characteristics for the  $I^2C$  interface.

### Table 48. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with NV\_{DD} of 3.3 V  $\pm$  0.3 V.

Parameter	Symbol	Min	Мах	Unit	Note
Input high voltage level	V <sub>IH</sub>	$0.7  imes NV_{DD}$	NV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times \text{NV}_{\text{DD}}$	V	
Low level output voltage	V <sub>OL</sub>	0	$0.2 \times \text{NV}_{\text{DD}}$	V	1
Output fall time from $V_{IH}(min)$ to $V_{IL}(max)$ with a bus capacitance from 10 to 400 pF	<sup>t</sup> I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	CI	—	10	pF	
Input current, (0 V $\leq$ V <sub>IN</sub> $\leq$ NV <sub>DD</sub> )	I <sub>IN</sub>		± 5	μA	4

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

- 2.  $C_B$  = capacitance of one bus line in pF.
- 3. Refer to the MPC8313E PowerQUICC II Pro Integrated Processor Family Reference Manual, for information on the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if  $\mathsf{NV}_{\mathsf{DD}}$  is switched off.

## 13.2 I<sup>2</sup>C AC Electrical Specifications

This table provides the AC timing parameters for the  $I^2C$  interface.

### Table 49. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 48).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μS
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μS
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μS
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	μs
Data setup time	t <sub>I2DVKH</sub>	100	_	ns



Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Clock to output high impedance	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	—	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	—	ns	2, 4

### Table 51. PCI AC Timing Specifications at 66 MHz (continued)

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub></sub>

2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.

- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

### This table shows the PCI AC timing specifications at 33 MHz.

### Table 52. PCI AC Timing Specifications at 33 MHz

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Note
Clock to output valid	<sup>t</sup> PCKHOV	—	11	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	2	—	ns	2
Clock to output high impedance	t <sub>PCKHOZ</sub>	—	14	ns	2, 3
Input setup to clock	<sup>t</sup> PCIVKH	3.0	—	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	—	ns	2, 4

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

- 2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

This figure provides the AC test load for PCI.



Figure 48. PCI AC Test Load



This figure shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.



This figure shows the SPI timing in master mode (internal clock).



Figure 55. SPI AC Timing in Master Mode (Internal Clock) Diagram

## 19 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8313E is available in a thermally enhanced plastic ball grid array (TEPBGAII), see Section 19.1, "Package Parameters for the MPC8313E TEPBGAII," and Section 19.2, "Mechanical Dimensions of the MPC8313E TEPBGAII," for information on the TEPBGAII.

### 19.1 Package Parameters for the MPC8313E TEPBGAII

The package parameters are as provided in the following list. The package type is 27 mm  $\times$  27 mm, 516 TEPBGAII.

Package outline	$27 \text{ mm} \times 27 \text{ mm}$
Interconnects	516
Pitch	1.00 mm
Module height (typical)	2.25 mm
Solder Balls	96.5 Sn/3.5 Ag(VR package),
	62 Sn/36 Pb/2 Ag (ZQ package) Ball diameter (typical)
0.6 mm	



## **19.3 Pinout Listings**

This table provides the pin-out listing for the MPC8313E, TEPBGAII package.

Signal	Package Pin Number	Pin Type	Power Supply	Note
DDR Memo	ry Controller Interface			
MEMC_MDQ0	A8	I/O	GV <sub>DD</sub>	—
MEMC_MDQ1	A9	I/O	GV <sub>DD</sub>	—
MEMC_MDQ2	C10	I/O	GV <sub>DD</sub>	—
MEMC_MDQ3	C9	I/O	GV <sub>DD</sub>	—
MEMC_MDQ4	E9	I/O	GV <sub>DD</sub>	—
MEMC_MDQ5	E11	I/O	GV <sub>DD</sub>	_
MEMC_MDQ6	E10	I/O	GV <sub>DD</sub>	—
MEMC_MDQ7	C8	I/O	GV <sub>DD</sub>	—
MEMC_MDQ8	E8	I/O	GV <sub>DD</sub>	—
MEMC_MDQ9	A6	I/O	GV <sub>DD</sub>	—
MEMC_MDQ10	B6	I/O	GV <sub>DD</sub>	—
MEMC_MDQ11	C6	I/O	GV <sub>DD</sub>	—
MEMC_MDQ12	C7	I/O	GV <sub>DD</sub>	—
MEMC_MDQ13	D7	I/O	GV <sub>DD</sub>	—
MEMC_MDQ14	D6	I/O	GV <sub>DD</sub>	—
MEMC_MDQ15	A5	I/O	GV <sub>DD</sub>	—
MEMC_MDQ16	A19	I/O	GV <sub>DD</sub>	—
MEMC_MDQ17	D18	I/O	GV <sub>DD</sub>	—
MEMC_MDQ18	A17	I/O	GV <sub>DD</sub>	—
MEMC_MDQ19	E17	I/O	GV <sub>DD</sub>	—
MEMC_MDQ20	E16	I/O	GV <sub>DD</sub>	—
MEMC_MDQ21	C18	I/O	GV <sub>DD</sub>	—
MEMC_MDQ22	D19	I/O	GV <sub>DD</sub>	—
MEMC_MDQ23	C19	I/O	GV <sub>DD</sub>	—
MEMC_MDQ24	E19	I/O	GV <sub>DD</sub>	_
MEMC_MDQ25	A22	I/O	GV <sub>DD</sub>	—
MEMC_MDQ26	C21	I/O	GV <sub>DD</sub>	—
MEMC_MDQ27	C20	I/O	GV <sub>DD</sub>	—
MEMC_MDQ28	A21	I/O	GV <sub>DD</sub>	—

### Table 62. MPC8313E TEPBGAII Pinout Listing



Signal	Package Pin Number Pin Type			Note		
LA14/TSEC_1588_TRIG1	L24	0	LV <sub>DD</sub>	8		
LA15/TSEC_1588_ALARM2	K26	0	LV <sub>DD</sub>	8		
	DUART		·			
UART_SOUT1/MSRCID0	N2	0	NV <sub>DD</sub>	—		
UART_SIN1/MSRCID1	M5	I/O	NV <sub>DD</sub>	—		
UART_CTS1/GPIO8/MSRCID2	M1	I/O	NV <sub>DD</sub>	—		
UART_RTS1/GPIO9/MSRCID3	K1	I/O	NV <sub>DD</sub>	—		
UART_SOUT2/MSRCID4/TSEC_1588_CLK	M3	0	NV <sub>DD</sub>	8		
UART_SIN2/MDVAL/TSEC_1588_GCLK	L1	I/O	NV <sub>DD</sub>	8		
UART_CTS2/TSEC_1588_PP1	L5	I/O	NV <sub>DD</sub>	8		
UART_RTS2/TSEC_1588_PP2	L3	I/O	NV <sub>DD</sub>	8		
ľ	<sup>2</sup> C interface		·			
IIC1_SDA/CKSTOP_OUT/TSEC_1588_TRIG1	J4	I/O	NV <sub>DD</sub>	2, 8		
IIC1_SCL/CKSTOP_IN/TSEC_1588_ALARM2	J2	I/O	NV <sub>DD</sub>	2, 8		
IIC2_SDA/PMC_PWR_OK/GPIO10	J3	I/O	NV <sub>DD</sub> 2			
IIC2_SCL/GPIO11	H5	I/O	NV <sub>DD</sub>	2		
	Interrupts					
MCP_OUT	G5	0	NV <sub>DD</sub>	2		
IRQ0/MCP_IN	K5	I	NV <sub>DD</sub>	—		
IRQ1	K4	I	NV <sub>DD</sub>	—		
IRQ2	K2	I	NV <sub>DD</sub>	—		
IRQ3/CKSTOP_OUT	К3	I/O	NV <sub>DD</sub>	—		
IRQ4/CKSTOP_IN/GPIO12	J1	I/O	NV <sub>DD</sub>	—		
С	onfiguration					
CFG_CLKIN_DIV	D5	I	NV <sub>DD</sub>	—		
EXT_PWR_CTRL	J5	0	NV <sub>DD</sub> —			
CFG_LBIU_MUX_EN	R24	I	NV <sub>DD</sub>	—		
JTAG						
ТСК	E1	I	NV <sub>DD</sub>	_		
TDI	E2	I	NV <sub>DD</sub>	4		
TDO	E3	0	NV <sub>DD</sub>	3		



Signal	Package Pin Number	Pin Type	Power Supply	Note
TMS	E4	I	NV <sub>DD</sub>	4
TRST	E5	I	NV <sub>DD</sub>	4
	TEST			
TEST_MODE	F4	I	NV <sub>DD</sub>	6
	DEBUG			
QUIESCE	F5	0	NV <sub>DD</sub>	—
Sy	stem Control			
HRESET	F2	I/O	NV <sub>DD</sub>	1
PORESET	F3	I	NV <sub>DD</sub>	—
SRESET	F1	I	NV <sub>DD</sub>	—
	Clocks			
SYS_CR_CLK_IN	U26	I	NV <sub>DD</sub>	—
SYS_CR_CLK_OUT	U25	0	NV <sub>DD</sub>	—
SYS_CLK_IN	U23	I	NV <sub>DD</sub>	—
USB_CR_CLK_IN	T26	I	NV <sub>DD</sub>	—
USB_CR_CLK_OUT	R26	0	NV <sub>DD</sub>	—
USB_CLK_IN	T22	I	NV <sub>DD</sub>	—
PCI_SYNC_OUT	U24	0	NV <sub>DD</sub>	3
RTC_PIT_CLOCK	R22	I	NV <sub>DD</sub>	—
PCI_SYNC_IN	T24	I	NV <sub>DD</sub>	—
	MISC			
THERM0	N1	I	NV <sub>DD</sub>	7
THERM1	N3	I	NV <sub>DD</sub>	7
	PCI			
PCI_INTA	AF7	0	NV <sub>DD</sub>	—
PCI_RESET_OUT	AB11	0	NV <sub>DD</sub>	—
PCI_AD0	AB20	I/O	NV <sub>DD</sub>	—
PCI_AD1	AF23	I/O	NV <sub>DD</sub>	_
PCI_AD2	AF22	I/O	NV <sub>DD</sub>	—
PCI_AD3	AB19	I/O	NV <sub>DD</sub>	—
PCI_AD4	AE22	I/O	NV <sub>DD</sub>	—
PCI_AD5	AF21	I/O	$NV_{DD}$	



Signal	Package Pin Number	Pin Type	Power Supply	Note
PCI_AD6	AD19	I/O	$NV_{DD}$	
PCI_AD7	AD20	I/O	$NV_{DD}$	_
PCI_AD8	AC18	I/O	$NV_{DD}$	_
PCI_AD9	AD18	I/O	$NV_{DD}$	_
PCI_AD10	AB18	I/O	$NV_{DD}$	_
PCI_AD11	AE19	I/O	NV <sub>DD</sub>	_
PCI_AD12	AB17	I/O	NV <sub>DD</sub>	_
PCI_AD13	AE18	I/O	NV <sub>DD</sub>	_
PCI_AD14	AD17	I/O	NV <sub>DD</sub>	_
PCI_AD15	AF19	I/O	NV <sub>DD</sub>	_
PCI_AD16	AB14	I/O	NV <sub>DD</sub>	_
PCI_AD17	AF15	I/O	NV <sub>DD</sub>	_
PCI_AD18	AD14	I/O	NV <sub>DD</sub>	_
PCI_AD19	AE14	I/O	NV <sub>DD</sub>	_
PCI_AD20	AF12	I/O	$NV_{DD}$	_
PCI_AD21	AE11	I/O	$NV_{DD}$	_
PCI_AD22	AD12	I/O	$NV_{DD}$	_
PCI_AD23	AB13	I/O	$NV_{DD}$	_
PCI_AD24	AF9	I/O	$NV_{DD}$	_
PCI_AD25	AD11	I/O	$NV_{DD}$	_
PCI_AD26	AE10	I/O	$NV_{DD}$	_
PCI_AD27	AB12	I/O	$NV_{DD}$	_
PCI_AD28	AD10	I/O	$NV_{DD}$	_
PCI_AD29	AC10	I/O	NV <sub>DD</sub>	_
PCI_AD30	AF10	I/O	NV <sub>DD</sub>	_
PCI_AD31	AF8	I/O	NV <sub>DD</sub>	_
PCI_C/BE0	AC19	I/O	$NV_{DD}$	
PCI_C/BE1	AB15	I/O	$NV_{DD}$	_
PCI_C/BE2	AF14	I/O	$NV_{DD}$	—
PCI_C/BE3	AF11	I/O	$NV_{DD}$	—
PCI_PAR	AD16	I/O	$NV_{DD}$	—
PCI_FRAME	AF16	I/O	$NV_{DD}$	5



Signal	Package Pin Number	Pin Type	Power Supply	Note	
RXB	R1	I		—	
RXB	P1	I		—	
SD_IMP_CAL_RX	V5	I		200 Ω ± 10% to GND	
SD_REF_CLK	T5	I		—	
SD_REF_CLK	T4	I		—	
SD_PLL_TPD	T2	0		—	
SD_IMP_CAL_TX	N5	I		100 Ω ± 10% to GND	
SDAVDD	R5	I/O		—	
SD_PLL_TPA_ANA	R4	0		—	
SDAVSS	R3	I/O		—	
	USB PHY				
USB_DP	P26	I/O		—	
USB_DM	N26	I/O		—	
USB_VBUS	P24	I/O		—	
USB_TPA	L26	I/O		—	
USB_RBIAS	M24	I/O		—	
USB_PLL_PWR3	M26	I/O		—	
USB_PLL_GND	N24	I/O		—	
USB_PLL_PWR1	N25	I/O		—	
USB_VSSA_BIAS	M25	I/O		—	
USB_VDDA_BIAS	M22	I/O		_	
USB_VSSA	N22	I/O		—	
USB_VDDA	P22	I/O		—	
	GTM/USB	L			
USBDR_DRIVE_VBUS/GTM1_TIN1/GTM2_TIN2/LSRCID0	AD23	I/O	NV <sub>DD</sub>	_	
USBDR_PWRFAULT/GTM1_TGATE1/GTM2_TGATE2/ LSRCID1	AE23	I/O	NV <sub>DD</sub>	—	
USBDR_PCTL0/GTM1_TOUT1/LSRCID2	AC22	0	NV <sub>DD</sub>	—	
USBDR_PCTL1/LBC_PM_REF_10/LSRCID3	AB21	0	NV <sub>DD</sub>	_	



## 20 Clocking

This figure shows the internal distribution of clocks within the MPC8313E.



<sup>2</sup> Multiplication factor L = 2, 3, 4, 5, and 6. Value is decided by RCWLR[SPMF].





(edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)  $T_B$  = board temperature at the package perimeter (°C)  $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51–8  $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

### 21.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

where:

 $T_I$  = junction temperature (°C)

 $T_I = T_T + (\Psi_{IT} \times P_D)$ 

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 21.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)  $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)  $R_{\theta CA}$  = case-to- ambient thermal resistance (°C/W)



### 22.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins ( $AV_{DD1}$ ,  $AV_{DD2}$ , and  $SDAV_{DD}$ , respectively). The  $AV_{DD}$  level should always be equivalent to  $V_{DD}$ , and preferably these voltages are derived directly from  $V_{DD}$  through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits as illustrated in Figure 58, one to each of the five  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of package, without the inductance of vias.

This figure shows the PLL power supply filter circuits.



Low ESL Surface Mount Capacitors

Figure 58. PLL Power Supply Filter Circuit

The SDAV<sub>DD</sub> signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit like the one shown in Figure 59. For maximum effectiveness, the filter circuit should be placed as closely as possible to the SDAV<sub>DD</sub> ball to ensure it filters out as much noise as possible. The ground connection should be near the SDAV<sub>DD</sub> ball. The 0.003- $\mu$ F capacitor is closest to the ball, followed by the two 2.2- $\mu$ F capacitors, and finally the 1- $\Omega$  resistor to the board supply plane. The capacitors are connected from traces from SDAV<sub>DD</sub> to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide, and direct.



1. An 0805 sized capacitor is recommended for system initial bring-up.

Figure 59. SerDes PLL Power Supply Filter Circuit

Note the following:

• SDAV<sub>DD</sub> should be a filtered version of XCOREV<sub>DD</sub>.



## 24 Revision History

This table summarizes a revision history for this document.

Rev. Number	Date	Substantive Change(s)
4	11/2011	<ul> <li>In Table 2, added following notes: <ul> <li>Note 3: Min temperature is specified with T<sub>A</sub>; Max temperature is specified with T<sub>J</sub></li> <li>Note 4: All Power rails must be connected and power applied to the MPC8313 even if the IP interfaces are not used.</li> <li>Note 5: All I/O pins should be interfaced with peripherals operating at same voltage level.</li> <li>Note 5: All I/O pins should be interfaced with peripherals operating at same voltage level.</li> <li>Note 6: This voltage is the input to the filter discussed in Section 22.2, "PLL Power Supply Filtering." and not necessarily the voltage at the AVDD pin, which may be reduced from VDD by the filter</li> <li>Decoupled PCI_CLK and SYS_CLK_IN rise and fall times in Table 8. Relaxed maximum rise/fall time of SYS_CLK_IN to 4ns.</li> <li>Added a note in Table 27 stating "The frequency of RX_CLK should not exceed the TX_CLK by more than 300 ppm."</li> <li>In Table 30: <ul> <li>Changed max value of t<sub>strg1</sub> in "Data to clock input skew (at receiver)" row from 2.8 to 2.6.</li> <li>Added Note 7, stating that, "The frequency of RX_CLK should not exceed the GTX_CLK125 by more than 300 ppm."</li> </ul> </li> <li>Added a note stating "eTSEC should be interfaced with peripheral operating at same voltage level" in Section 8.1.1, "TSEC DC Electrical Characteristics."</li> <li>TSEC1_MDC and TSEC_MDIO are powered at 3.3V by NVDD. Replaced LVDDA/LVDDB with NVDD and removed instances of 2.5V at several places in Section 8.5, "Ethernet Management Interface Electrical Characteristics."</li> <li>In Table 43, changed min/max values of t<sub>CLK_TOL</sub> from 0.05 to 0.005.</li> <li>In Table 62: <ul> <li>Added Note 10: This pin has an internal pull-up.</li> <li>Added Note 12: "In MII mode, GTX_CLK should be pulled down by 300 Ω to V<sub>SS</sub>" to TSEC1_GTX_CLK and TSEC2_GTX_CLK.</li> </ul> </li> <li>In Section 19.1, "Package Parameters for the MPC8313E TEPBGAII," replaced "5.5 Sn/0.5 Cu/4 Ag" with "Sn/3.5 Ag."</li> <li>Added foot note 3 in Table 65 stating "The VCO divider needs to b</li></ul></li></ul>
3	01/2009	<ul> <li>Table 72, in column aa, changed to AG = 400 MHz.</li> </ul>
22	12/2008	Made cross-references active for sections figures and tables
2.2	12/2000	- Made Cross-relefences active for sections, injuries, and tables.
2.1	12/2008	Added Figure 2, after Table 2 and renumbered the following figures.

### Table 73. Document Revision History