
E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e300c3
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	333MHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA Exposed Pad
Supplier Device Package	516-TEPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8313zqaffb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Overview

The MPC8313E incorporates the e300c3 core, which includes 16 Kbytes of L1 instruction and data caches and on-chip memory management units (MMUs). The MPC8313E has interfaces to dual enhanced three-speed 10/100/1000 Mbps Ethernet controllers, a DDR1/DDR2 SDRAM memory controller, an enhanced local bus controller, a 32-bit PCI controller, a dedicated security engine, a USB 2.0 dual-role controller and an on-chip high-speed PHY, a programmable interrupt controller, dual I²C controllers, a 4-channel DMA controller, and a general-purpose I/O port. This figure shows a block diagram of the MPC8313E.




Figure 1. MPC8313E Block Diagram

The MPC8313E security engine (SEC 2.2) allows CPU-intensive cryptographic operations to be offloaded from the main CPU core. The security-processing accelerator provides hardware acceleration for the DES, 3DES, AES, SHA-1, and MD-5 algorithms.

1.1 MPC8313E Features

The following features are supported in the MPC8313E:

- Embedded PowerPCTM e300 processor core built on Power ArchitectureTM technology; operates at up to 333 MHz.
- High-performance, low-power, and cost-effective host processor
- DDR1/DDR2 memory controller—one 16-/32-bit interface at up to 333 MHz supporting both DDR1 and DDR2
- 16-Kbyte instruction cache and 16-Kbyte data cache, a floating point unit, and two integer units
- Peripheral interfaces such as 32-bit PCI interface with up to 66-MHz operation, 16-bit enhanced local bus interface with up to 66-MHz operation, and USB 2.0 (high speed) with an on-chip PHY.
- Security engine provides acceleration for control and data plane security protocols
- Power management controller for low-power consumption
- High degree of software compatibility with previous-generation PowerQUICC processor-based designs for backward compatibility and easier software migration



1.6 USB Dual-Role Controller

The MPC8313E USB controller includes the following features:

- Supports USB on-the-go mode, which includes both device and host functionality, when using an external ULPI (UTMI + low-pin interface) PHY
- Compatible with Universal Serial Bus Specification, Rev. 2.0
- Supports operation as a stand-alone USB device
 - Supports one upstream facing port
 - Supports three programmable USB endpoints
- Supports operation as a stand-alone USB host controller
 - Supports USB root hub with one downstream-facing port
 - Enhanced host controller interface (EHCI) compatible
- Supports high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation. Low-speed operation is supported only in host mode.
- Supports UTMI + low pin interface (ULPI) or on-chip USB 2.0 full-speed/high-speed PHY

1.7 Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The MPC8313E eTSECs include the following features:

- Two RGMII/SGMII/MII/RMII/RTBI interfaces
- Two controllers designed to comply with IEEE Std 802.3®, 802.3u®, 802.3x®, 802.3z®, 802.3au®, and 802.3ab®
- Support for Wake-on-Magic Packet[™], a method to bring the device from standby to full operating mode
- MII management interface for external PHY control and status
- Three-speed support (10/100/1000 Mbps)
- On-chip high-speed serial interface to external SGMII PHY interface
- Support for IEEE Std 1588TM
- Support for two full-duplex FIFO interface modes
- Multiple PHY interface configuration
- TCP/IP acceleration and QoS features available
- IP v4 and IP v6 header recognition on receive
- IP v4 header checksum verification and generation
- TCP and UDP checksum verification and generation
- Per-packet configurable acceleration
- Recognition of VLAN, stacked (queue in queue) VLAN, IEEE Std 802.2[®], PPPoE session, MPLS stacks, and ESP/AH IP-security headers
- Transmission from up to eight physical queues.
- Reception to up to eight physical queues



4.2 AC Electrical Characteristics

The primary clock source for the MPC8313E can be one of two inputs, SYS_CLK_IN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. This table provides the system clock input (SYS_CLK_IN/PCI_CLK) AC timing specifications for the MPC8313E.

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
SYS_CLK_IN/PCI_CLK frequency	f _{SYS_CLK_IN}	24	_	66.67	MHz	1
SYS_CLK_IN/PCI_CLK cycle time	t _{SYS_CLK_IN}	15	—	_	ns	—
SYS_CLK_IN rise and fall time	t _{KH} , t _{KL}	0.6	0.8	4	ns	2
PCI_CLK rise and fall time	t _{PCH} , t _{PCL}	0.6	0.8	1.2	ns	2
SYS_CLK_IN/PCI_CLK duty cycle	t _{KHK} /t _{SYS_CLK_IN}	40	—	60	%	3
SYS_CLK_IN/PCI_CLK jitter	_	_	_	±150	ps	4, 5

Table 8. SYS_CLK_IN AC Timing Specifications

Notes:

1. Caution: The system, core, security block must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for SYS_CLK_IN/PCI_CLK are measured at 0.4 and 2.4 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter-short term and long term-and is guaranteed by design.

5. The SYS_CLK_IN/PCI_CLK driver's closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.

5 **RESET** Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8313E.

5.1 **RESET DC Electrical Characteristics**

This table provides the DC electrical characteristics for the RESET pins.

Table 9.	RESET Pins	DC Electrical	Characteristics
----------	------------	----------------------	-----------------

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V _{IH}	—	2.1	NV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	$0 \text{ V} \leq \text{V}_{IN} \leq \text{NV}_{DD}$	—	±5	μΑ
Output high voltage	V _{OH}	I _{OH} = -8.0 mA	2.4	—	V
Output low voltage	V _{OL}	I _{OL} = 8.0 mA	—	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	—	0.4	V



Table 14. DDR SDRAM DC Electrical Characteristics for GV_{DD}(typ) = 2.5 V (continued)

Parameter/Condition	Symbol	Min	Мах	Unit	Note
Output leakage current	I _{OZ}	-9.9	-9.9	μA	4
Output high current (V _{OUT} = 1.95 V)	I _{OH}	-16.2	—	mA	—
Output low current (V _{OUT} = 0.35 V)	I _{OL}	16.2	_	mA	_

Note:

1. GV_{DD} is expected to be within 50 mV of the DRAM GV_{DD} at all times.

MV_{REF} is expected to be equal to 0.5 × GV_{DD}, and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail should track variations in the DC level of MV_{REF}.

4. Output leakage is measured with all outputs disabled, $0 V \le V_{OUT} \le GV_{DD}$.

This table provides the DDR capacitance when $GV_{DD}(typ) = 2.5$ V.

Table 15. DDR SDRAM Capacitance for GV_{DD}(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Note
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	_	0.5	pF	1

Note:

1. This parameter is sampled. $GV_{DD} = 2.5 V \pm 0.125 V$, f = 1 MHz, $T_A = 25^{\circ}C$, $V_{OUT} = GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

This table provides the current draw characteristics for MV_{REF}.

Table 16. Current Draw Characteristics for MV_{REF}

Parameter/Condition	Symbol	Min	Мах	Unit	Note
Current draw for MV _{REF}	I _{MVREF}	—	500	μΑ	1

Note:

1. The voltage regulator for MV_{REF} must be able to supply up to 500 μA current.

6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

This table provides the input AC timing specifications for the DDR2 SDRAM when $GV_{DD}(typ) = 1.8 V$.

Table 17. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

At recommended operating conditions with GV_{DD} of 1.8 ± 5%.

Parameter	Symbol	Symbol Min		Unit	Note
AC input low voltage	V _{IL}	_	MV _{REF} – 0.25	V	—
AC input high voltage	V _{IH}	MV _{REF} + 0.25	_	V	—



This figure provides the AC test load for the DDR bus.




Figure 7. DDR AC Test Load

7 DUART

This section describes the DC and AC electrical specifications for the DUART interface.

7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface.

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V _{IH}	2.0	NV _{DD} + 0.3	V
Low-level input voltage NV _{DD}	V _{IL}	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	NV _{DD} – 0.2	—	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V _{OL}	—	0.2	V
Input current (0 V \leq V _{IN} \leq NV _{DD})	I _{IN}	—	±5	μA

7.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface.

Table 23. DUART AC Timing Specifications

Parameter	Value	Unit	Note
Minimum baud rate	256	baud	—
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	_	2

Notes:


1. Actual attainable baud rate is limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.





This figure shows the RGMII and RTBI AC timing and multiplexing diagrams.

8.3 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-coupled serial link from the dedicated SerDes interface of MPC8313E as shown in Figure 15, where C_{TX} is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features a 50- Ω output impedance. Each input of the SerDes receiver differential pair features 50- Ω on-die termination to XCOREVSS. The reference circuit of the SerDes transmitter and receiver is shown in Figure 33.

When an eTSEC port is configured to operate in SGMII mode, the parallel interface's output signals of this eTSEC port can be left floating. The input signals should be terminated based on the guidelines described in Section 22.5, "Connection Recommendations," as long as such termination does not violate the desired POR configuration requirement on these pins, if applicable.

When operating in SGMII mode, the TSEC_GTX_CLK125 clock is not required for this port. Instead, the SerDes reference clock is required on SD_REF_CLK and SD_REF_CLK pins.

8.3.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 9, "High-Speed Serial Interfaces (HSSI)."



Table 35. SGMII Receive AC Timing Specifications (continued)

At recommended operating conditions with XCOREV_{DD} = 1.0 V \pm 5%.

Parameter	Symbol	Min	Тур	Max	Unit	Note
Total jitter tolerance	JT	0.65	_	—	UI p-p	1
Bit error ratio	BER		_	10 ⁻¹²		
Unit interval	UI	799.92	800	800.08	ps	2
AC coupling capacitor	C _{TX}	5	_	200	nF	3

Notes:

1. Measured at receiver.

2. Each UI is 800 ps ± 100 ppm.

3. The external AC coupling capacitor is required. It is recommended to be placed near the device transmitter outputs.




Figure 17. SGMII Receiver Input Compliance Mask



10 USB

10.1 USB Dual-Role Controllers

This section provides the AC and DC electrical specifications for the USB interface.

10.1.1 USB DC Electrical Characteristics

This table provides the DC electrical characteristics for the USB interface.

Table 40. USB DC Electrical Characte	eristics
--------------------------------------	----------

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V _{IH}	2.0	LV _{DDB} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
Input current	I _{IN}	—	±5	μΑ
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	LV _{DDB} - 0.2	_	V
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V _{OL}	—	0.2	V

10.1.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface.

Table 41. USB General Timing Parameters (ULPI Mode Only)

Parameter	Symbol ¹	Min	Мах	Unit	Note
USB clock cycle time	t _{USCK}	15	—	ns	
Input setup to USB clock—all inputs	t _{USIVKH}	4	—	ns	
input hold to USB clock—all inputs	t _{USIXKH}	1	—	ns	
USB clock to output valid—all outputs	t _{USKHOV}	_	7	ns	
Output hold from USB clock—all outputs	t _{USKHOX}	2	—	ns	

Note:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{USIXKH} symbolizes USB timing (USB) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, t_{USKHOX} symbolizes us timing (USB) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

The following two figures provide the AC test load and signals for the USB, respectively.




Figure 34. USB AC Test Load



This figure provides the boundary-scan timing diagram.




Figure 44. Boundary-Scan Timing Diagram

This figure provides the test access port timing diagram.




Figure 45. Test Access Port Timing Diagram



19.3 Pinout Listings

This table provides the pin-out listing for the MPC8313E, TEPBGAII package.

Signal	Package Pin Number	Pin Type	Power Supply	Note
D	DR Memory Controller Interface			
MEMC_MDQ0	A8	I/O	GV _{DD}	_
MEMC_MDQ1	A9	I/O	GV _{DD}	_
MEMC_MDQ2	C10	I/O	GV _{DD}	
MEMC_MDQ3	C9	I/O	GV _{DD}	_
MEMC_MDQ4	E9	I/O	GV _{DD}	_
MEMC_MDQ5	E11	I/O	GV _{DD}	_
MEMC_MDQ6	E10	I/O	GV _{DD}	
MEMC_MDQ7	C8	I/O	GV _{DD}	_
MEMC_MDQ8	E8	I/O	GV _{DD}	_
MEMC_MDQ9	A6	I/O	GV _{DD}	_
MEMC_MDQ10	B6	I/O	GV _{DD}	_
MEMC_MDQ11	C6	I/O	GV _{DD}	
MEMC_MDQ12	C7	I/O	GV _{DD}	_
MEMC_MDQ13	D7	I/O	GV _{DD}	_
MEMC_MDQ14	D6	I/O	GV _{DD}	_
MEMC_MDQ15	A5	I/O	GV _{DD}	_
MEMC_MDQ16	A19	I/O	GV _{DD}	_
MEMC_MDQ17	D18	I/O	GV _{DD}	_
MEMC_MDQ18	A17	I/O	GV _{DD}	_
MEMC_MDQ19	E17	I/O	GV _{DD}	_
MEMC_MDQ20	E16	I/O	GV _{DD}	_
MEMC_MDQ21	C18	I/O	GV _{DD}	_
MEMC_MDQ22	D19	I/O	GV _{DD}	_
MEMC_MDQ23	C19	I/O	GV _{DD}	_
MEMC_MDQ24	E19	I/O	GV _{DD}	_
MEMC_MDQ25	A22	I/O	GV _{DD}	_
MEMC_MDQ26	C21	I/O	GV _{DD}	_
MEMC_MDQ27	C20	I/O	GV _{DD}	_
MEMC_MDQ28	A21	I/O	GV _{DD}	_

Table 62. MPC8313E TEPBGAII Pinout Listing



Signal	Package Pin Number	Pin Type	Power Supply	Note
MEMC_MDQ29	A20	I/O	GV _{DD}	
MEMC_MDQ30	C22	I/O	GV _{DD}	_
MEMC_MDQ31	B22	I/O	GV _{DD}	
MEMC_MDM0	B7	0	GV _{DD}	_
MEMC_MDM1	E6	0	GV _{DD}	_
MEMC_MDM2	E18	0	GV _{DD}	_
MEMC_MDM3	E20	0	GV _{DD}	_
MEMC_MDQS0	A7	I/O	GV _{DD}	_
MEMC_MDQS1	E7	I/O	GV _{DD}	_
MEMC_MDQS2	B19	I/O	GV _{DD}	_
MEMC_MDQS3	A23	I/O	GV _{DD}	_
MEMC_MBA0	D15	0	GV _{DD}	_
MEMC_MBA1	A18	0	GV _{DD}	_
MEMC_MBA2	A15	0	GV _{DD}	_
MEMC_MA0	E12	0	GV _{DD}	_
MEMC_MA1	D11	0	GV _{DD}	_
MEMC_MA2	B11	0	GV _{DD}	_
MEMC_MA3	A11	0	GV _{DD}	_
MEMC_MA4	A12	0	GV _{DD}	_
MEMC_MA5	E13	0	GV _{DD}	_
MEMC_MA6	C12	0	GV _{DD}	_
MEMC_MA7	E14	0	GV _{DD}	_
MEMC_MA8	B15	0	GV _{DD}	_
MEMC_MA9	C17	0	GV _{DD}	_
MEMC_MA10	C13	0	GV _{DD}	_
MEMC_MA11	A16	0	GV _{DD}	_
MEMC_MA12	C15	0	GV _{DD}	
MEMC_MA13	C16	0	GV _{DD}	
MEMC_MA14	E15	0	GV _{DD}	
MEMC_MWE	B18	0	GV _{DD}	
MEMC_MRAS	C11	0	GV _{DD}	
MEMC_MCAS	B10	0	GV _{DD}	

Table 62. MPC8313E TEPBGAII Pinout Listing (continued)



Signal	Package Pin Number	Pin Type	Power Supply	Note
LA24	E23	0	LV _{DD}	11
LA25	D22	0	LV _{DD}	11
LCS0	D23	0	LV _{DD}	10
LCS1	J26	0	LV _{DD}	10
LCS2	F22	0	LV _{DD}	10
LCS3	D26	0	LV _{DD}	10
LWE0/LFWE	E24	0	LV _{DD}	10
LWE1	H26	0	LV _{DD}	10
LBCTL	L22	0	LV _{DD}	10
LALE/M1LALE/M2LALE	E26	0	LV _{DD}	11
LGPL0/LFCLE	AA23	0	LV _{DD}	
LGPL1/LFALE	AA24	0	LV _{DD}	
LGPL2/LOE/LFRE	AA25	0	LV _{DD}	10
LGPL3/LFWP	AA26	0	LV _{DD}	
LGPL4/LGTA/LUPWAIT/LFRB	Y22	I/O	LV _{DD}	2
LGPL5	E21	0	LV _{DD}	10
LCLK0	H22	0	LV _{DD}	11
LCLK1	G26	0	LV _{DD}	11
LA0/GPIO0/MSRCID0	AC24	I/O	LV _{DD}	
LA1/GPIO1//MSRCID1	Y24	I/O	LV _{DD}	
LA2/GPIO2//MSRCID2	Y26	I/O	LV _{DD}	
LA3/GPIO3//MSRCID3	W22	I/O	LV _{DD}	
LA4/GPIO4//MSRCID4	W24	I/O	LV _{DD}	
LA5/GPIO5/MDVAL	W26	I/O	LV _{DD}	
LA6/GPIO6	V22	I/O	LV _{DD}	
LA7/GPIO7/TSEC_1588_TRIG2	V23	I/O	LV _{DD}	8
LA8/GPIO13/TSEC_1588_ALARM1	V24	I/O	LV _{DD}	8
LA9/GPIO14/TSEC_1588_PP3	V25	I/O	LV _{DD}	8
LA10/TSEC_1588_CLK	V26	0	LV _{DD}	8
LA11/TSEC_1588_GCLK	U22	0	LV _{DD}	8
LA12/TSEC_1588_PP1	AD24	0	LV _{DD}	8
LA13/TSEC_1588_PP2	L25	0	LV _{DD}	8

Table 62. MPC8313E TEPBGAII Pinout Listing (continued)



Table 62. MPC8313E TEPBGAII Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Note
LA14/TSEC_1588_TRIG1	L24	0	LV _{DD}	8
LA15/TSEC_1588_ALARM2	K26	0	LV _{DD}	8
	DUART			
UART_SOUT1/MSRCID0	N2	0	NV_{DD}	—
UART_SIN1/MSRCID1	M5	I/O	NV _{DD}	_
UART_CTS1/GPIO8/MSRCID2	M1	I/O	NV _{DD}	_
UART_RTS1/GPIO9/MSRCID3	K1	I/O	NV _{DD}	_
UART_SOUT2/MSRCID4/TSEC_1588_CLK	M3	0	NV _{DD}	8
UART_SIN2/MDVAL/TSEC_1588_GCLK	L1	I/O	NV _{DD}	8
UART_CTS2/TSEC_1588_PP1	L5	I/O	NV _{DD}	8
UART_RTS2/TSEC_1588_PP2	L3	I/O	NV _{DD}	8
	I ² C interface			
IIC1_SDA/CKSTOP_OUT/TSEC_1588_TRIG1	J4	I/O	NV _{DD}	2, 8
IIC1_SCL/CKSTOP_IN/TSEC_1588_ALARM2	J2	I/O	NV _{DD}	2, 8
IIC2_SDA/PMC_PWR_OK/GPIO10	J3	I/O	NV _{DD}	2
IIC2_SCL/GPIO11	H5	I/O	NV _{DD}	2
	Interrupts			
MCP_OUT	G5	0	NV_{DD}	2
IRQ0/MCP_IN	K5	I	NV _{DD}	_
ĪRQ1	K4	I	NV _{DD}	_
ĪRQ2	K2	I	NV _{DD}	_
IRQ3/CKSTOP_OUT	К3	I/O	NV _{DD}	_
IRQ4/CKSTOP_IN/GPIO12	J1	I/O	NV _{DD}	_
	Configuration			
CFG_CLKIN_DIV	D5	I	NV_{DD}	_
EXT_PWR_CTRL	J5	0	NV _{DD}	_
CFG_LBIU_MUX_EN	R24	Ι	NV _{DD}	_
	JTAG			
тск	E1	Ι	NV_{DD}	_
TDI	E2	Ι	NV _{DD}	4
TDO	E3	0	NV _{DD}	3




Signal	Package Pin Number	Pin Type	Power Supply	Note
TSEC1_TXD1/TSEC_1588_PP2	AD6	0	LV _{DDB}	_
TSEC1_TXD0/USBDR_STP/TSEC_1588_PP3	AD5	0	LV _{DDB}	_
TSEC1_TX_EN/TSEC_1588_ALARM1	AB7	0	LV _{DDB}	—
TSEC1_TX_ER/TSEC_1588_ALARM2	AB8	0	LV _{DDB}	_
TSEC1_GTX_CLK125	AE1	I	LV _{DDB}	_
TSEC1_MDC/LB_POR_CFG_BOOT_ECC_DIS	AF6	0	NV _{DD}	9, 11
TSEC1_MDIO	AB9	I/O	NV _{DD}	_
	ETSEC2			
TSEC2_COL/GTM1_TIN4/GTM2_TIN3/GPIO15	AB4	I/O	LV _{DDA}	—
TSEC2_CRS/GTM1_TGATE4/GTM2_TGATE3/GPIO16	AB3	I/O	LV _{DDA}	_
TSEC2_GTX_CLK/GTM1_TOUT4/GTM2_TOUT3/GPI017	AC1	I/O	LV _{DDA}	12
TSEC2_RX_CLK/GTM1_TIN2/GTM2_TIN1/GPIO18	AC2	I/O	LV _{DDA}	_
TSCE2_RX_DV/GTM1_TGATE2/GTM2_TGATE1/GPIO19	AA3	I/O	LV _{DDA}	_
TSEC2_RXD3/GPIO20	Y5	I/O	LV _{DDA}	_
TSEC2_RXD2/GPIO21	AA4	I/O	LV _{DDA}	_
TSEC2_RXD1/GPIO22	AB2	I/O	LV _{DDA}	_
TSEC2_RXD0/GPIO23	AA5	I/O	LV _{DDA}	_
TSEC2_RX_ER/GTM1_TOUT2/GTM2_TOUT1/GPIO24	AA2	I/O	LV _{DDA}	_
TSEC2_TX_CLK/GPIO25	AB1	I/O	LV _{DDA}	_
TSEC2_TXD3/CFG_RESET_SOURCE0	W3	I/O	LV _{DDA}	_
TSEC2_TXD2/CFG_RESET_SOURCE1	Y1	I/O	LV _{DDA}	_
TSEC2_TXD1/CFG_RESET_SOURCE2	W5	I/O	LV _{DDA}	_
TSEC2_TXD0/CFG_RESET_SOURCE3	Y3	I/O	LV _{DDA}	_
TSEC2_TX_EN/GPIO26	AA1	I/O	LV _{DDA}	_
TSEC2_TX_ER/GPI027	W1	I/O	LV _{DDA}	_
	SGMII PHY			
ТХА	U3	0		_
TXA	V3	0		—
RXA	U1	I		—
RXA	V1	I		—
ТХВ	P4	0		—
ТХВ	N4	0		_




20 Clocking

This figure shows the internal distribution of clocks within the MPC8313E.



² Multiplication factor L = 2, 3, 4, 5, and 6. Value is decided by RCWLR[SPMF].





 $R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the airflow around the device, the interface material, the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, airflow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Heat Sink Assuming Thermal Grease	Airflow	Thermal Resistance (°C/W)
Wakefield 53 \times 53 \times 2.5 mm pin fin	Natural convection	13.0
	0.5 m/s	10.6
	1 m/s	9.7
	2 m/s	9.2
	4 m/s	8.9
Aavid 35 $\times~$ 31 \times 23 mm pin fin	Natural convection	14.4
	0.5 m/s	11.3
	1 m/s	10.5
	2 m/s	9.9
	4 m/s	9.4
Aavid $30 \times 30 \times 9.4$ mm pin fin	Natural convection	16.5
	0.5 m/s	13.5
	1 m/s	12.1
	2 m/s	10.9
	4 m/s	10.0
Aavid $43 \times 41 \times 16.5$ mm pin fin	Natural convection	14.5
	0.5 m/s	11.7
	1 m/s	10.5
	2 m/s	9.7
	4 m/s	9.2

Table 70. Thermal Resistance for TEPBGAII with Heat Sink in Open Flow

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in Table 70. More detailed thermal models can be made available on request.



• Third, between the device and any SerDes voltage regulator there should be a $10-\mu$ F, low equivalent series resistance (ESR) SMT tantalum chip capacitor and a $100-\mu$ F, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.

22.5 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to NV_{DD} , GV_{DD} , LV_{DD} , LV_{DDA} , or LV_{DDB} as required. Unused active high inputs should be connected to V_{SS} . All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , NV_{DD} , GV_{DD} , LV_{DD} , LV_{DDA} , LV_{DDB} , and V_{SS} pins of the device.

22.6 Output Buffer DC Impedance

The MPC8313E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to NV_{DD} or V_{SS} . Then, the value of each resistor is varied until the pad voltage is $NV_{DD}/2$ (see Figure 60). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open), and R_p is trimmed until the voltage at the pad equals $NV_{DD}/2$. R_p then becomes the resistance of the pull-up devices. R_p and R_N are designed to be close to each other in value. Then, $Z_0 = (R_p + R_N)/2$.




Figure 60. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is $V_2 = (1/(1/R_1 + 1/R_2)) \times I_{source}$. Solving for the output impedance gives $R_{source} = R_{term} \times (V_1/V_2 - 1)$. The drive current is then $I_{source} = V_1/R_{source}$.



This table summarizes the signal impedance targets. The driver impedance are targeted at minimum V_{DD} , nominal NV_{DD}, 105°C.

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI Signals (Not Including PCI Output Clocks)	PCI Output Clocks (Including PCI_SYNC_OUT)	DDR DRAM	Symbol	Unit
R _N	42 Target	25 Target	42 Target	20 Target	Z ₀	Ω
R _P	42 Target	25 Target	42 Target	20 Target	Z ₀	Ω
Differential	NA	NA	NA	NA	Z _{DIFF}	Ω

 Table 71. Impedance Characteristics

Note: Nominal supply voltages. See Table 1, T_J = 105 °C.

22.7 Configuration Pin Muxing

The MPC8313E provides the user with power-on configuration options which can be set through the use of external pull-up or pull-down resistors of 4.7 k Ω on certain output pins (see customer visible configuration pins). These pins are generally used as output only pins in normal operation.

While HRESET is asserted however, these pins are treated as inputs. The value presented on these pins while HRESET is asserted, is latched when PORESET deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

22.8 Pull-Up Resistor Requirements

The MPC8313E requires high resistance pull-up resistors (10 k Ω is recommended) on open drain type pins including I²C, and IPIC (integrated programmable interrupt controller).

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 61. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions because most have asynchronous behavior and spurious assertion, which give unpredictable results.

Refer to the PCI 2.2 Specification, for all pull-ups required for PCI.

22.9 JTAG Configuration Signals

Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in IEEE 1149.1, but is provided on any Freescale devices that are built on Power Architecture technology. The device requires TRST to be asserted during reset conditions to ensure the JTAG boundary logic does not interfere with normal chip operation. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, systems generally assert TRST during power-on reset. Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to PORESET is not practical.



24 Revision History

This table summarizes a revision history for this document.

Rev. Number	Date	Substantive Change(s)
4	11/2011	 In Table 2, added following notes: Note 3: Min temperature is specified with T_A; Max temperature is specified with T_J Note 4: All Power rails must be connected and power applied to the MPC8313 even if the IP interfaces are not used. Note 5: All I/O pins should be interfaced with peripherals operating at same voltage level. Note 6: This voltage is the input to the filter discussed in Section 22.2, "PLL Power Supply Filtering," and not necessarily the voltage at the AVDD pin, which may be reduced from VDD by the filter Decoupled PCI_CLK and SYS_CLK_IN rise and fall times in Table 8. Relaxed maximum rise/fall time of SYS_CLK_IN to 4ns. Added a note in Table 27 stating "The frequency of RX_CLK should not exceed the TX_CLK by more than 300 ppm." In Table 30: Changed max value of t_{skrgt} in "Data to clock input skew (at receiver)" row from 2.8 to 2.6. Added note 7, stating that, "The frequency of RX_CLK should not exceed the GTX_CLK125 by more than 300 ppm." In Table 30: Changed max value of t_{skrgt} in "Data to clock input skew (at receiver)" row from 2.8 to 2.6. Added note 7, stating that, "The frequency of RX_CLK should not exceed the GTX_CLK125 by more than 300 ppm." In Table 30: TSEC1_MDC and TSEC_MDIO are powered at 3.3V by NVDD. Replaced LVDDA/LVDDB with NVDD and removed instances of 2.5V at several places in Section 8.5, "Ethernet Management Interface Electrical Characteristics." In Table 43, changed min/max values of t_{CLK_TOL} from 0.05 to 0.005. In Table 43, changed min/max values of t_{CLK_TOL} from 0.05 to 0.005. In Table 42: rin MII mode, GTX_CLK should be pulled down by 300 Ω to V_{SS}" to TSEC1_GTX_CLK and TSEC_MDIO. Added Note 12: "In MII mode, GTX_CLK should be pulled down by 300 Ω to V_{SS}" to TSEC1_GTX_CLK and TSEC_C_MDIO. Added Note 12: This pin has an internal pull-down. Added Note 13 in Table
3	01/2009	• Table 72, in column aa, changed to AG = 400 MHz.
2.2	12/2008	Made cross-references active for sections, figures, and tables.
2.1	12/2008	Added Figure 2, after Table 2 and renumbered the following figures.

Table 73. Document Revision History

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC8313EEC Rev. 4 11/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QorlQ is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. RapidIO is a registered trademark of the RapidIO Trade Association. IEEE 1588 and 1149.1 are registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© 2007–2011 Freescale Semiconductor, Inc.



