



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-UQFN Exposed Pad
Supplier Device Package	16-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1825-i-jq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F1825/9

#### FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR

On-chip Program Memory On-chip Program Memory Page 2 On-chip Program Memory Page 3 Page 0 Page 0 Page 1 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 0 Page 2 Page 0 Page 0 Pa	
CALL, CALLW RETURN, RETLW Interrupt, RETFIE Stack Level 0 Stack Level 1 Stack Level 15 Reset Vector Interrupt Vector Page 0 07FFI 0800F Page 1 0FFF 1000F Page 2 17FF 1800I Page 3 1FFF 2000F	
Stack Level 0         Stack Level 1         Stack Level 15         Stack Level 15         Stack Level 15         Stack Level 15         On-chip         Page 0       O7FFI         On-chip       Page 0       O7FFI         Page 1       OFFF         0000h       Page 1       0FFF         0800h       Page 2       17FF         1000h       Page 3       1FFF         Rollover to Page 0       1600h       17FF	٦
Stack Level 1         Stack Level 15         Stack Level 15         Reset Vector         Interrupt Vector         0005h         Page 0         07FFI         0800h         Page 1         0FFF         0800h         Page 1         0FFF         0800h         Page 1         0FFF         0800h         Page 2         1000h         1800h         Page 3         1FFF         Rollover to Page 0	
On-chip Program Memory On-chip Program Memory On-chip Program Memory On-chip Program Memory Page 1 Page 2 Page 2 17FF 18001 Page 3 1FFF 20001	
Reset Vector0000hInterrupt Vector0004hInterrupt Vector0004h0005h005hPage 007FFI0800h07FFI080	
On-chip Program Memory Page 2 Page 3 Page 0 OTFFI 0800h Page 1 OFFF 1000h Page 3 1FFF 2000h	h
On-chip Program Memory Page 2 Page 3 Page 0 O7FFI 08004 Page 0 07FFI 08004 00054 08004 10005 1005 10005 10000 1000000 100000000	
On-chip Program Memory Page 1 Page 1 Page 2 Page 2 17FF 18001 Page 3 1FFF 20001	h
On-chip Program Memory Page 1 Page 1 0FFF 1000k Page 2 17FF 1800k Page 3 1FFF 2000k	h
On-chip Program Memory Page 2 Page 2 Page 2 17FF 18000 Page 3 1FFF 20000	ĥ.
Program Memory Page 2 Page 2 Page 3 Page 3 1FFF 20001 20001	h
Memory Page 2 Page 2 17FF 18001 1	<sup>:</sup> h
Page 3 18001 18001 1FFF 20001	n :h
Rollover to Page 0	h
Rollover to Page 0 2000	-1-
Rollover to Page 0	∙n ⊳
	n
Rollover to Page 3 7FFF	ĥ

# 3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1:	RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 6	1	1									1
300h <sup>(1)</sup>	INDF0	Addressing th (not a physic	nis location us al register)	es contents of	FSR0H/FSR0	)L to address	data memory	/		XXXX XXXX	XXXX XXXX
301h <sup>(1)</sup>	INDF1	Addressing th (not a physic	nis location us al register)	es contents of	FSR1H/FSR1	IL to address	data memory	/		XXXX XXXX	XXXX XXXX
302h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	3yte					0000 0000	0000 0000
303h <sup>(1)</sup>	STATUS	_	—	_	TO	PD	Z	DC	С	1 1000	q quuu
304h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
305h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
306h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
307h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
308h <sup>(1)</sup>	BSR	_	—	_			BSR<4:0>			0 0000	0 0000
309h <sup>(1)</sup>	WREG	Working Register								0000 0000	uuuu uuuu
30Ah <sup>(1)</sup>	PCLATH	Write Buffer for the upper 7 bits of the Program Counter								-000 0000	-000 0000
30Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
30Ch	—	Unimplement	ed							_	_
30Dh	—	Unimplement	Unimplemented								_
30Eh	—	Unimplemented								_	_
30Fh	—	Unimplemented								_	_
310h	—	Unimplement	ed							_	_
311h	CCPR3L	Capture/Com	pare/PWM Re	egister 3 (LSB)						xxxx xxxx	uuuu uuuu
312h	CCPR3H	Capture/Com	pare/PWM Re	egister 3 (MSB	)					xxxx xxxx	uuuu uuuu
313h	CCP3CON	_	_	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	00 0000
314h	—	Unimplement	ed							_	_
315h	—	Unimplement	ed							_	_
316h	—	Unimplemented							_	_	
317h	—	Unimplemented							_	_	
318h	CCPR4L	Capture/Compare/PWM Register 4 (LSB)							xxxx xxxx	uuuu uuuu	
319h	CCPR4H	Capture/Compare/PWM Register 4 (MSB)							xxxx xxxx	uuuu uuuu	
31Ah	CCP4CON	— — DC4B1 DC4B0 CCP4M3 CCP4M2 CCP4M1 CCP4M0							00 0000	00 0000	
31Bh	—	Unimplemented								_	_
31Ch	—	Unimplemented							—	_	
31Dh	—	Unimplemented							—	_	
31Eh	—	Unimplemented								_	_
31Fh	- Unimplemented							_	_		

#### TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

**Note** 1: These registers can be addressed from any bank.

2: PIC16(L)F1829 only.

3: PIC16(L)F1825 only.

4: Unimplemented, read as '1'.

© 2010-2015 Microchip Technology Inc.

#### FIGURE 5-3:

#### QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
- **3:** For oscillator design assistance, reference the following Microchip Application Notes:
  - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
  - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
  - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
  - AN949, "Making Your Oscillator Work" (DS00949)

# FIGURE 5-4: CERAMIC RESONATOR OPERATION



**3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

# 5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended unless either FSCM or Two-Speed Start-up are enabled. In this case, the code will continue to execute at the selected INTOSC frequency while the OST is counting. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 5.4 "Two-Speed Clock Start-up Mode"**).





# 11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion
	of a previously programmed row, then the
	contents of the entire row must be read
	and saved in RAM prior to the erase.

The number of data write latches is not equivalent to the number of row locations. During programming, user software will need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

# TABLE 11-1:FLASH MEMORY<br/>ORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/ Boundary	Number of Write Latches/ Boundary
PIC16(L)F1825	32 words,	32 words,
PIC16(L)F1829	EEADRL<4:0>	EEADRL<4:0>
	= 00000	= 00000

# 11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
  - 2: Flash program memory can be read regardless of the setting of the CP bit.

#### 11.3.2 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the EEADRH:EEADRL register pair with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD, FREE, and WREN bits of the EECON1 register.
- 4. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the EECON1 register to begin the erase operation.
- 6. Poll the FREE bit in the EECON1 register to determine when the row erase has completed.

#### See Example 11-4.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

# 11.3.3 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the starting address of the word(s) to be programmed.
- 2. Load the write latches with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-2 for more details. The write latches are aligned to the address boundary defined by EEADRL as shown in Table 11-1. Write operations do not cross these boundaries. At the completion of a program memory write operation, the write latches are reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a block of program memory. These steps are divided into two parts. First, all write latches are loaded with data except for the last program memory location. Then, the last write latch is loaded and the programming sequence is initiated. A special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. This unlock sequence should not be interrupted.

- 1. Set the EEPGD and WREN bits of the EECON1 register.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the EEADRH:EEADRL register pair with the address of the location to be written.
- 5. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The write latch is now loaded.
- 7. Increment the EEADRH:EEADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- 11. Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The entire latch block is now written to Flash program memory.

It is not necessary to load the entire write latch block with user program data. However, the entire write latch block will be written to program memory.

An example of the complete write sequence for eight words is shown in Example 11-5. The initial address is loaded into the EEADRH:EEADRL register pair; the eight words of data are loaded using indirect addressing.

# 13.0 INTERRUPT-ON-CHANGE

The PORTA pins can be configured to operate as Interrupt-on-Change (IOC) pins. On the PIC16(L)F1829 devices, the PORTB pins can also be configured to operate as IOC pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

## 13.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

## 13.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

### 13.3 Interrupt Flags

The IOCAFx and IOCBFx bits located in the IOCAF and IOCBF registers, respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx and IOCBFx bits.

## 13.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx and IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

#### EXAMPLE 13-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

# 13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.

# 21.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- Selectable Gate Source Polarity

- Gate Toggle Mode
- Gate Single-pulse Mode
- Gate Value Status
- Gate Event Interrupt
- Figure 21-1 is a block diagram of the Timer1 module.



### FIGURE 21-1: TIMER1 BLOCK DIAGRAM

# 21.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 21-1, is used to control Timer1 and select the various features of the Timer1 module.

#### REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0>		T1CKPS<1:0>		T10SCEN	T1SYNC	_	TMR10N
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set	t	'0' = Bit is cle	ared				
bit 7-6	TMR1CS<1:( 11 = Timer1 ( 10 = Timer1 (	0>: Timer1 Cloc clock source is clock source is	ck Source Sele Capacitive Se pin or oscillato	ect bits nsing Oscillator pr:	(CAPOSC)		
	If T1OSCEN = 0:         External clock from T1CKI pin (on the rising edge)         If T1OSCEN = 1:         Crystal oscillator on T1OSI/T1OSO pins         01 = Timer1 clock source is system clock (Fosc)						
bit 5-4	T1CKPS<1:0	)>: Timer1 Inpu	t Clock Presca	ale Select bits			
11 = 1:8 Prescale value 10 = 1:4 Prescale value 11 = 1:2 Prescale value 11 = 1:2 Prescale value							
bit 3	T1OSCEN: L	P Oscillator Er	able Control b	bit			
	1 = Dedicated Timer1 oscillator circuit enabled 0 = Dedicated Timer1 oscillator circuit disabled						
bit 2	T1SYNC: Tin	ner1 External C	lock Input Syr	nchronization C	ontrol bit		
	<u>TMR1CS&lt;1:0</u> 1 = Do not s 0 = Synchroi	<u>)&gt; = 1x:</u> ynchronize exten nize external cl	ernal clock inp ock input with	ut system clock (F	Fosc)		
	<u>TMR1CS&lt;1:(</u> This bit is ign	<u>)&gt; = 0x:</u> ored.					
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	TMR1ON: Tir	mer1 On bit					
	1 = Enables 0 = Stops Tir Clears Ti	Timer1 mer1 imer1 gate flip-	flop				

#### 25.5.3 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an  $I^2C$  Slave in 10-bit Addressing mode.

Figure 25-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- 2. Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with the  $R/\overline{W}$  bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.

**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

**Note:** If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

### 25.5.4 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 25-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 25-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.



#### FIGURE 25-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0		
ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN		
bit 7	I		I				bit 0		
Legend:	Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
h:+ 7		to Doud Datas							
DIT 7	ABDOVF: Au	to-Baud Detec	t Overnow bit						
	1 = Auto-bau	<u>s mode</u> . d timer overflov	ved						
	0 = Auto-bauc	d timer did not	overflow						
	Synchronous Don't care	<u>mode</u> :							
bit 6	RCIDL: Recei	ve Idle Flag bit	t						
	Asynchronous	s mode:							
	1 = Receiver i	is Idle	ad and the ve		in a				
	0 = Start bit ha	as been receiv	ed and the re	ceiver is receiv	ving				
	Don't care								
bit 5	Unimplement	ted: Read as '	כ'						
bit 4	SCKP: Synch	ronous Clock F	Polarity Select	t bit					
	Asynchronous	<u>s mode</u> :							
	<ul> <li>1 = Transmit inverted data to the TX/CK pin</li> <li>0 = Transmit non-inverted data to the TX/CK pin</li> </ul>								
	Synchronous	mode:							
	<ul> <li>1 = Data is clocked on rising edge of the clock</li> <li>0 = Data is clocked on falling edge of the clock</li> </ul>								
bit 3	BRG16: 16-bi	t Baud Rate G	enerator bit						
	1 = 16-bit Bau 0 = 8-bit Bau	ud Rate Gener d Rate Genera	ator is used tor is used						
bit 2	Unimplement	ted: Read as '	כ'						
bit 1	WUE: Wake-u	up Enable bit							
	Asynchronous	<u>s mode</u> :							
	1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WU will automatically clear after RCIF is set.						be set. WUE		
0 = Receiver is operating normally									
	Synchronous	<u>mode</u> :							
	Don't care								
bit 0	ABDEN: Auto	-Baud Detect E	Enable bit						
		<u>s mode</u> : Id Dotoct mode	ic onchied (a		to boud is come	loto)			
	⊥ = Ашо-ваи 0 = Ашо-ваи	id Detect mode	is enabled (C is disabled	liears when au	to-baud is comp	iele)			
	Synchronous	mode:							
	Don't care								

### REGISTER 26-3: BAUDCON: BAUD RATE CONTROL REGISTER

## FIGURE 26-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION



## FIGURE 26-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



97 The SUS-ABT revealed is the white he will be a set.

# 27.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

# 27.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

#### 27.6.1 TIMER0

To select Timer0 as the timer resource for the CPS module:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION\_REG register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0** "**Timer0 Module**" for additional information.

### 27.6.2 TIMER1

To select Timer1 as the timer resource for the CPS module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the CPS module. Refer to **Section 21.12 "Timer1 Gate Control Register"** for additional information.

TABLE 27-2: TIMER1 ENABLE FUNCTION

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

# 27.7 Software Control

The software portion of the CPS module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

#### 27.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

#### 27.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

PIC16F1825/9				Standard Operating Conditions: (unless otherwise stated) Operating Temperature: $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature				
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Condition	
D001	Vdd	Supply Voltage	2.5		5.5	V	Fosc ≤ 32 MHz <b>(Note 2)</b>	
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	2.1	_	5.5	V	Device in Sleep mode	
D003	VADFVR	Fixed Voltage Reference Voltage for ADC	-10	_	8	%	$\begin{array}{l} 1.024V, \mbox{ VDD } \geq 2.5V \\ 2.048V, \mbox{ VDD } \geq 2.5V \\ 4.096V, \mbox{ VDD } \geq 4.75V \end{array}$	
D003A	VCDAFVR	Fixed Voltage Reference Voltage for ADC	-13		9	%	$\begin{array}{l} 1.024V, \mbox{ Vdd} \geq 2.5V \\ 2.048V, \mbox{ Vdd} \geq 2.5V \\ 4.096V, \mbox{ Vdd} \geq 4.75V \end{array}$	

### TABLE 30-19: DC CHARACTERISTICS FOR PIC16F1825/9-H (High Temp.)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

**2:** PLL required for 32 MHz operation.

# 31.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.









![](_page_18_Figure_1.jpeg)

FIGURE 31-17: IDD TYPICAL, HFINTOSC MODE, PIC16F1825/9 ONLY

![](_page_18_Figure_3.jpeg)

![](_page_18_Figure_4.jpeg)

![](_page_19_Figure_1.jpeg)

![](_page_19_Figure_2.jpeg)

![](_page_19_Figure_3.jpeg)

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

![](_page_20_Figure_3.jpeg)

![](_page_20_Figure_4.jpeg)

Microchip Technology Drawing C04-087C Sheet 1 of 2