Microchip Technology - PIC16F1825-I/P Datasheet

E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1825-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong










TABLE 1-3: PIC16(L)F1829 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input	Output	Description
name	Function	Туре	Туре	Description
RC2/AN6/CPS6/C12IN2-/	RC2	TTL	CMOS	General purpose I/O.
P1D ^(1,2) /P2B ^(1,2) /MDCIN1	AN6	AN	—	A/D Channel 6 input.
	CPS6	AN	—	Capacitive sensing input 6.
	C12IN2-	AN	—	Comparator C1 or C2 negative input.
	P1D	—	CMOS	PWM output.
	P2B	_	CMOS	PWM output.
	MDCIN1	ST	—	Modulator Carrier Input 1.
RC3/AN7/CPS7/C12IN3-/	RC3	TTL	CMOS	General purpose I/O.
P2A ^(1,2) /CCP2 ^(1,2) /P1C ^(1,2) / MDMIN	AN7	AN		A/D Channel 7 input.
	CPS7	AN	_	Capacitive sensing input 7.
	C12IN3-	AN	—	Comparator C1 or C2 negative input.
	P2A		CMOS	PWM output.
	CCP2	AN	_	Capture/Compare/PWM2.
	P1C	_	CMOS	PWM output.
	MDMIN	ST	—	Modulator source input.
RC4/C2OUT/SRNQ/P1B/TX ⁽¹⁾ /	RC4	TTL	CMOS	General purpose I/O.
CK ⁽¹⁾ /MDOUT	C2OUT	_	CMOS	Comparator C2 output.
	SRNQ	_	CMOS	SR Latch inverting output.
	P1B	_	CMOS	PWM output.
	TX	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	MDOUT	_	CMOS	Modulator output.
RC5/P1A/CCP1/DT ⁽¹⁾ /RX ⁽¹⁾ /	RC5	TTL	CMOS	General purpose I/O.
MDCIN2	P1A	_	CMOS	PWM output.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	RX	ST		USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	MDCIN2	ST		Modulator Carrier Input 2.
RC6/AN8/CPS8/CCP4/SS1	RC6	TTL	CMOS	General purpose I/O.
	AN8	AN		A/D Channel 8 input.
	CPS8	AN	_	Capacitive sensing input 8.
	CCP4	AN	_	Capture/Compare/PWM4.
	SS1	ST	—	Slave Select input.
RC7/AN9/CPS9/SDO1	RC7	TTL	CMOS	General purpose I/O.
	AN9	AN	—	A/D Channel 9 input.
	CPS9	AN	—	Capacitive sensing input 9.
	SDO1	_	CMOS	SPI data output.
VDD	Vdd	Power	—	Positive supply.
Vss	Vss	Power	—	Ground reference.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

PIC16(L)F1825/9

System Chook 1	GURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
HEINTOSC/ MEDITOSC		
HFINTOSC/ MENTOSC Orderstor Delay ¹⁰ Orderia dyna Austria LFINTOSC #0 =0 IRCF <3:0> #0 =0 System Clock		LPINTOSC (PSCM and WOT distabled)
AMPRIPOSC Contents Only *** Restause LFINTOSC #************************************		
LFINTOSC ≠0 =0 System Clock		Cardinator Onlay ⁶³ Science Synce Running
System Clock	LFINTOSC	
ARTINITOSC/ LETINITOSC (EIRHer PSCM or WDY enabled) MEINITOSC HFINTOSC LETINTOSC LETINTOSC URCF <3:0> = 0 = 0 System Clock URTRITOSC HEIRITOSC/MEINITOSC URTRITOSC	IRCF <3:0>	$\neq 0$ $= 0$
NEFINITOSC/ 2-cycles System LFINTOSC 2-cycles System IRCF <3.0> ≠ 0 y= 0 = 0 System Clock	System Clock	
HFINTOSC/ LFINTOSC LFINTOSC IRCF <3:0> = 0 = 0 System Clock = 0 = 0 System Clock = 0 = 0 LFINTOSC == NFINTOSCARFINTOSC LFINTOSC == NFINTOSCARFINTOSC	NENETOSO/	LFINTOSC (ERDer POCM of WOT spabled)
LFINTOSC	HFINTOSC/	
IRCF <3:0> ≠ 0 = 0 System Clock	terran rana.	l <u>iji 2-ovota konta</u> liji <u>Posasino</u>
System Clock	LFINTOSC	
LEPHYTOSC HEINTOSC/MEINTOSC LEPHYTOSC LIPHYTOSC turns off unterse WOY or Picose is enabled Originator (newy Th) provide Sync (MEINTOSC	IRCF <3:0>	$\neq 0$ $\chi = 0$
LEINTOSC HEINTOSCIMETINTOSC LEINTOSC LIPITOSC Linne off untere WOY or PLONE is enabled URINTOSC		
LFIRTOSC turns off unless WS7 or FS098 is anabied UFIRTOSC Coddition Geory ⁽¹⁾ (cryste Sanc) MFIRTOSC Reprod MFIRTOSC F System Grook Codd Codd Codd Codd Codd Codd Codd C	System Clock	
LFIRCHOSC turns off univers VCF or FSOM is anabied LFIRCHOSC Lines off univers VCF or FSOM is anabied Coldition Group ⁽¹⁾ (-cycle Sanc) Aurenting MFENTOSC MFENTOSC IPCF <3:02 7 0 System Crock		
LFIRTOSC turns off unless WS7 or FS098 is anabied UFIRTOSC Coddition Geory ⁽¹⁾ (cryste Sanc) MFIRTOSC Reprod MFIRTOSC F System Grook Codd Codd Codd Codd Codd Codd Codd C	n ann na h-ann an an she	
Childhin Gook	- 1922 I 1997	
HEINTOBC/ MENTOSC BECE <3:52	LEBITOSC	
MENTOSC Image: Second sec		California California Computer Sona 🕴 🦷 🥵 🥵 🥵
System G>>>		
yuuuuuuun yuunuu yuuni yuuni yuuni yuuni yuuni	\$2CE <3:0>	
aamaamaamaamaamaamaamaamaamaa	System Crock	
Nexa 1: Sen Table 5-1, "Capilizion Switching Dalays" for more information.		

PIC16(L)F1825/9

7.0 RESETS


There are multiple ways to reset this device:


- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- · Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 7-1.

FIGURE 7-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT





5: INTF is enabled to be set any time during the Q4-Q1 cycles.

EXAMPLE 11-2: DATA EEPROM WRITE

	BANKSEL MOVLW MOVWF MOVWF BCF BCF BSF	EEADRL DATA_EE_ EEDATL EECON1, EECON1,	DATA CFGS EEPGD	;Data Memory Address to write ; ;Data Memory Value to write
Required Sequence	BCF MOVLW MOVWF MOVWF BSF BSF BCF BTFSC GOTO	55h EECON2 0AAh EECON2 EECON1, INTCON,	WR GIE WREN	;Disable writes



	Q1 Q2 Q3 Q4
Flash ADDR	I I
Flash Data	INSTR (PC) INSTR (PC + 1) EEDATH,EEDATL INSTR (PC + 3) INSTR (PC + 4)
	INSTR(PC - 1) BSF EECON1,RD INSTR(PC + 1) Forced NOP INSTR(PC + 3) INSTR(PC + 4) executed here executed here executed here executed here executed here
RD bit	
EEDATH EEDATL Register	
EERHLT	

14.3 FVR Control Registers

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
FVREN	FVRRDY ⁽¹⁾	TSEN	TSRNG	CDAF	/R<1:0>	ADFVI	R<1:0>	
bit 7		·		·			bit (
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all c	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared	q = Value dep	pends on condit	ion		
bit 7	0 = Fixed Vo	d Voltage Refe Itage Referenc Itage Referenc	e is disabled	bit				
bit 6	0 = Fixed Vo	ed Voltage Ref Itage Referenc Itage Referenc	e output is no	t ready or not e	nabled			
bit 5	TSEN: Temperature Indicator Enable bit 0 = Temperature indicator is disabled 1 = Temperature indicator is enabled							
bit 4	0 = VOUT = V	perature Indica ′DD - 2V⊤ (Low ′DD - 4V⊤ (High	Range)	election bit ⁽³⁾				
bit 3-2	00 = Compara 01 = Compara 10 = Compara	ator and DAC I ator and DAC I ator and DAC I	Fixed Voltage Fixed Voltage Fixed Voltage	Reference Per Reference Per Reference Per	ference Selectic ipheral output is ipheral output is ipheral output is ipheral output is	s off s 1x (1.024V) s 2x (2.048V) <mark>(2</mark>		
bit 1-0	00 = ADC Fix 01 = ADC Fix 10 = ADC Fix	ed Voltage Re ed Voltage Re ed Voltage Re	ference Perip ference Perip ference Perip	nce Selection theral output is the heral outpu	off 1x (1.024V) 2x (2.048V) (2)			
	RRDY is always ed Voltage Refe				/9).			

3: See Section 15.0 "Temperature Indicator Module" for additional information.

TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVF	R<1:0>	142

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R-0/0	U-0	U-0	R/W-0/0	
MDEN	MDOE	MDSLR	MDOPOL	MDOUT	—		MDBIT	
bit 7				•			bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is unch	anged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7		llator Module E						
		or module is en		• • •	als			
bit 6		or module is dis		•				
DILO		ilator Module F or pin output er						
		or pin output ei						
bit 5		OUT Pin Slew		oit				
		pin slew rate li						
	0 = MDOUT	pin slew rate li	miting disabled	b				
bit 4	MDOPOL: Mo	odulator Outpu	t Polarity Sele	ct bit				
		or output signal						
h # 0		or output signal		1				
bit 3		lulator Output I current output v		odulator modu	ام (1)			
bit 2-1		•			ic. •			
bit 0	Unimplemented: Read as '0' MDBIT: Allows software to manually set modulation source input to module ⁽²⁾							
bit 0	1 = Modulator uses High Carrier source							
	0 = Modulato	or uses Low Ca	irrier source					

REGISTER 23-1: MDCON: MODULATION CONTROL REGISTER

2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

24.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains two Enhanced Capture/ Compare/PWM modules (ECCP1 and ECCP2) and two standard Capture/Compare/PWM modules (CCP3 and CCP4).

The Capture and Compare functions are identical for all four CCP modules (ECCP1, ECCP2, CCP3 and CCP4). The only differences between CCP modules are in the Pulse-Width Modulation (PWM) function. The standard PWM function is identical in modules, CCP3 and CCP4. In CCP modules ECCP1 and ECCP2, the Enhanced PWM function has slight variations from one another. Full-Bridge ECCP modules have four available I/O pins while Half-Bridge ECCP modules only have two available I/O pins. See Table 24-1 for more information.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
 - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, CCP3 and CCP4. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

TABLE 24-1:	PWM RESOURCES
-------------	----------------------

Device Name	ECCP1	ECCP2	CCP3	CCP4
PIC16(L)F1825/9	Enhanced PWM Full-Bridge			Standard PWM

24.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 24-8.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 24.4.3 "Enhanced PWM Auto-shutdown mode"**. An autoshutdown event will only affect pins that have PWM outputs enabled.

FIGURE 24-18: SIMPLIFIED STEERING BLOCK DIAGRAM



25.4 I²C MODE OPERATION

All MSSPx I²C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I²C devices.

25.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

25.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I²C communication that have definitions specific to I²C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I²C specification.

25.4.3 SDAx AND SCLx PINS

Selection of any I^2C mode with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note: Data is tied to output zero when an I²C mode is enabled.

25.4.4 SDAx HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 25-2:I²C BUS TERMS

TABLE 23-2:	I-C BUS IERMS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/\overline{W} bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is outputting and expected high state.

25.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from low level to high level. (CASE 1)
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'. (CASE 2)

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0' (Figure 25-36). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.

If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (Figure 25-37).

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 25-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 25-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)








TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL ⁽²⁾	SS1SEL ⁽²⁾	_	T1GSEL	TXCKSEL	—	—	118
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	292
INLVLA ⁽³⁾	—	—	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	124
INLVLB ⁽¹⁾	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_		—	129
INLVLC	INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	135
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	87
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	88
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	92
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	291
SPBRGL				SPBRG	6<7:0>				293*
SPBRGH				SPBRG	<15:8>				293*
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	122
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	—	—	-	—	128
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	133
TXREG	EUSART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	290

Legend: — Unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

* Page provides register information.

Note 1: PIC16(L)F1829 only.

2: PIC16(L)F1825 only.

3: Unshaded cells apply to PIC16(L)F1825 only.

27.0 CAPACITIVE SENSING (CPS) MODULE

The Capacitive Sensing (CPS) module allows for an interaction with an end user without a mechanical interface. In a typical application, the CPS module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the CPS module. The CPS module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- · Multiple current modes
- Multiple voltage reference modes
- Multiple timer resources
- · Software control
- · Operation during Sleep




FIGURE 27-1: CAPACITIVE SENSING BLOCK DIAGRAM







FIGURE 30-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)



PIC16F1825/9				Standard Operating Conditions: (unless otherwise stated) Operating Temperature: -40°C \leq TA \leq +150°C for High Temperature					
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Condition		
D001	Vdd	Supply Voltage	2.5		5.5	V	Fosc ≤ 32 MHz (Note 2)		
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾	2.1	_	5.5	V	Device in Sleep mode		
D003	VADFVR	Fixed Voltage Reference Voltage for ADC	-10	_	8	%	$\begin{array}{l} 1.024V, \mbox{ Vdd} \geq 2.5V \\ 2.048V, \mbox{ Vdd} \geq 2.5V \\ 4.096V, \mbox{ Vdd} \geq 4.75V \end{array}$		
D003A	VCDAFVR	Fixed Voltage Reference Voltage for ADC	-13		9	%	$\begin{array}{l} 1.024V, \mbox{ Vdd} \geq 2.5V \\ 2.048V, \mbox{ Vdd} \geq 2.5V \\ 4.096V, \mbox{ Vdd} \geq 4.75V \end{array}$		


TABLE 30-19: DC CHARACTERISTICS FOR PIC16F1825/9-H (High Temp.)

* These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.







PIC16(L)F1825/9

FIGURE 31-35: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE, CPSRM = 0, PIC16LF1825/9 ONLY







FIGURE 31-36: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE, CPSRM = 0, PIC16F1825/9 ONLY








Microchip Technology Drawing C04-255A Sheet 1 of 2

20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Contact Pitch	E	0.50 BSC				
Optional Center Pad Width	X2			2.80		
Optional Center Pad Length	Y2			2.80		
Contact Pad Spacing	C1		4.00			
Contact Pad Spacing	C2		4.00			
Contact Pad Width (X20)	X1			0.30		
Contact Pad Length (X20)	Y1			0.80		
Contact Pad to Center Pad (X20)	G1	0.20				

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2255A