

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1829-i-ml


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3: 20-PIN DIAGRAM FOR PIC16(L)F1829







© 2010-2015 Microchip Technology Inc.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE 3-6:PIC16(L)F1825/9 MEMORY MAP, BANKS 24-31

IADE		0.0(1	-)1 1023/3 Wit												
	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	INDF0	C80h	INDF0	D00h	INDF0	D80h	INDF0	E00h	INDF0	E80h	INDF0	F00h	INDF0	F80h	INDF0
C01h	INDF1	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C02h	PCL	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
C03h	STATUS	C83h	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
C04h	FSR0L	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
C05h	FSR0H	C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSR0H	F85h	FSR0H
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
C0Ah	PCLATH	C8Ah	PCLATH	D0Ah	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah	PCLATH	F0Ah	PCLATH	F8Ah	PCLATH
C0Bh	INTCON	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	INTCON	F0Bh	INTCON	F8Bh	INTCON
C0Ch	—	C8Ch		D0Ch		D8Ch		E0Ch		E8Ch	_	F0Ch		F8Ch	
C0Dh	—	C8Dh		D0Dh		D8Dh		E0Dh		E8Dh	_	F0Dh		F8Dh	
C0Eh	-	C8Eh	_	D0Eh	_	D8Eh	_	E0Eh	_	E8Eh	-	F0Eh	_	F8Eh	
C0Fh	—	C8Fh	—	D0Fh	—	D8Fh	—	E0Fh	—	E8Fh	—	F0Fh	—	F8Fh	
C10h	—	C90h	—	D10h	—	D90h	—	E10h	—	E90h	—	F10h	—	F90h	
C11h	—	C91h	—	D11h	—	D91h	—	E11h	—	E91h	—	F11h	—	F91h	
C12h	_	C92h	—	D12h	—	D92h	—	E12h	—	E92h	_	F12h	—	F92h	
C13h	_	C93h	—	D13h	—	D93h	—	E13h	—	E93h	_	F13h	_	F93h	
C14h	—	C94h	_	D14h	_	D94h	_	E14h	_	E94h	—	F14h	_	F94h	
C15h	_	C95h	—	D15h	—	D95h	—	E15h	—	E95h	_	F15h	_	F95h	
C16h	—	C96h	—	D16h	—	D96h	—	E16h	—	E96h	—	F16h	—	F96h	
C17h	—	C97h	—	D17h	—	D97h	—	E17h	—	E97h	—	F17h	—	F97h	One Table 0 7 fee
C18h	—	C98h	—	D18h	—	D98h	—	E18h	—	E98h	—	F18h	—	F98h	See Table 3-7 for register mapping
C19h	_	C99h	—	D19h	—	D99h	—	E19h	—	E99h	_	F19h	—	F99h	details
C1Ah	—	C9Ah	—	D1Ah	—	D9Ah	—	E1Ah	—	E9Ah	_	F1Ah	—	F9Ah	
C1Bh	_	C9Bh	—	D1Bh	—	D9Bh	—	E1Bh	—	E9Bh	_	F1Bh	_	F9Bh	
C1Ch	_	C9Ch	—	D1Ch	—	D9Ch	—	E1Ch	—	E9Ch	_	F1Ch	_	F9Ch	
C1Dh	—	C9Dh	—	D1Dh	—	D9Dh	—	E1Dh	—	E9Dh	—	F1Dh	—	F9Dh	
C1Eh	—	C9Eh	—	D1Eh	—	D9Eh	—	E1Eh	—	E9Eh	—	F1Eh	—	F9Eh	
C1Fh	—	C9Fh	—	D1Fh	—	D9Fh	—	E1Fh	—	E9Fh	—	F1Fh	—	F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		
	Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Bank 1												
080h ⁽¹⁾	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		XXXX XXXX	xxxx xxxx	
081h ⁽¹⁾	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		XXXX XXXX	xxxx xxxx	
082h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000	
083h ⁽¹⁾	STATUS	_	<u>TO</u> PD Z DC C								q quuu	
084h ⁽¹⁾	FSR0L	Indirect Data	ndirect Data Memory Address 0 Low Pointer									
085h ⁽¹⁾	FSR0H	Indirect Data	Indirect Data Memory Address 0 High Pointer									
086h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr		0000 0000	uuuu uuuu						
087h ⁽¹⁾	FSR1H	Indirect Data	lirect Data Memory Address 1 High Pointer								0000 0000	
088h ⁽¹⁾	BSR	_	— — BSR<4:0>						0 0000	0 0000		
089h ⁽¹⁾	WREG	Working Reg	/orking Register								uuuu uuuu	
08Ah ⁽¹⁾	PCLATH	—	Write Buffer for the upper 7 bits of the Program Counter							-000 0000	-000 0000	
08Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000	
08Ch	TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111	
08Dh	TRISB ⁽²⁾	TRISB7	TRISB6	TRISB5	TRISB4	_	_	—	_	1111	1111	
08Eh	TRISC	TRISC7 ⁽²⁾	TRISC6 ⁽²⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111	
08Fh	—	Unimplement	ed							_	_	
090h	—	Unimplement	ed							_	_	
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000	
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	—	CCP2IE	0000 00	0000 00	
093h	PIE3	—	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	00 0-0-	00 0-0-	
094h	PIE4 ⁽²⁾	—	_	_	_	_	_	BCL2IE	SSP2IE	00	00	
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111	
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu	
097h	WDTCON	_	_		V	VDTPS<4:0>			SWDTEN	01 0110	01 0110	
098h	OSCTUNE	—	_			TUN<	5:0>			00 0000	00 0000	
099h	OSCCON	SPLLEN		IRCF<	<3:0>		—	SCS	<1:0>	0011 1-00	0011 1-00	
09Ah	OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	10q0 0q00	वववव वव०व	
09Bh	ADRESL	A/D Result R	egister Low		•		•	•	•	xxxx xxxx	uuuu uuuu	
09Ch	ADRESH	A/D Result R	egister High							xxxx xxxx	uuuu uuuu	
09Dh	ADCON0	—			CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000	
09Eh	ADCON1	ADFM		ADCS<2:0>		—	ADNREF	ADPRE	F<1:0>	0000 -000	0000 -000	
			ADFM ADCS<2:0> — ADNREF ADPREF<1:0> 0000 -000 000 nimplemented — — _ _ <									

TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: These registers can be addressed from any bank.

PIC16(L)F1829 only.
 PIC16(L)F1825 only.

4: Unimplemented, read as '1'.

5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

FIGURE 5-8: TWO-SPEED START-UP

5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7 RXDTSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = RX/DT function is on RC5 1 = RX/DT function is on RC2 1 = SD01 function is on RC2 1 = SD01 function is on RC2 1 = SD01 function is on RC4 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD01 function is always on RC7. bit 5 S\$15EL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD01 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD3 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD3 function is on RA4 1 = T1G function is on RA4 1 = T1G function is on RA4 1 = TXCK function is on RA0 For 20 Pin Devices (PIC16(L)F1829); 0 = TXCK function is on RA0 For 20 Pin Devices (PIC16(L)F1829); 0 = TXCK function is on RA4	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7 RXDTSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = RX/DT function is on RC5 1 = RX/DT function is on RB5 1 = RX/DT function is on RB5 1 = RX/DT function is on RC5 bit 6 SD01SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); 0 = SD01 function is on RC2 1 = SD01 function is on RC2 1 = SD01 function is on RC2 1 = SD01 function is on RC4 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD01 function is always on RC7. bit 5 SISEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD01 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is on RA4 1 = T1G function is on RA4 1 = T1G function is on RA4 1 = TXCK function is on RA4 1 = TXCK function is on RA0 For 20 Pin Devices (PIC16(L)F1829); 0 = TX/CK function is on RA0 For 20 Pin Devices (PIC16(L)F1829); 0 = TX/CK function is on RA4	RXDTSEL	SDO1SEL	SS1SEL	_	T1GSEL	TXCKSEL		_
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7 RXDTSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = RX/DT function is on RC5 1 = RX/DT function is on RC5 1 = RX/DT function is on RC5 bit 6 SDO1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); 0 = RX/DT function is on RC5 bit 6 SDO1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); 0 = SDO1 function is on RC2 1 = SDO1 function is on RC2 1 = SDO1 function is on RC3 SDO1 function is on RC3 SDO1 function is on RC3 1 = SS1 function is on RC3 1 = SS1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 3 TICSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 5 TICSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RA4 1 = T16 function is on RA4 1 = T16 function is on RA4 1 = T16 function is on RA4 1 = TX/CK function is on RA4	bit 7		1 1			1		bit (
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7 RXDTSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = RX/DT function is on RC5 1 = RX/DT function is on RC5 1 = RX/DT function is on RC5 bit 6 SDO1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); 0 = RX/DT function is on RC5 bit 6 SDO1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); 0 = SDO1 function is on RC2 1 = SDO1 function is on RC2 1 = SDO1 function is on RC3 SDO1 function is on RC3 SDO1 function is on RC3 1 = SS1 function is on RC3 1 = SS1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 3 TICSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 5 TICSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RA4 1 = T16 function is on RA4 1 = T16 function is on RA4 1 = T16 function is on RA4 1 = TX/CK function is on RA4								
u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7 RXDTSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = RX/DT function is on RC5 1 = RX/DT function is on RA5 1 = RX/DT function is on RB5 1 = RX/DT function is on RC5 bit 6 SDO1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = SDO1 function is on RC2 1 = SDO1 function is on RC3 bit 5 SS1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = SS01 function is on RC3 1 = SS1 function is on RC3 1 = TIG Perios (PIC16(L)F1829); Bit is read-only, '0' SS1 function is on RC3 1 = TIG function is on RC4 1 = TIG function is on RA4 1 = TIG function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RC4 1 = TX/CK function is on RA4 1 = TIG function is on RA4 1 = TIG function is on RA4 1 = TIG function is on RA4 1 = TX/CK function is on RA4	Legend:							
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	R = Readable	bit	W = Writable I	oit	U = Unimple	mented bit, read	as '0'	
bit 7 RXDTSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = RX/DT function is on RC5 1 = RX/DT function is on RA1 For 20 Pin Devices (PIC16(L)F1829): 0 = RX/DT function is on RB5 1 = RX/DT function is on RC5 bit 6 SD01SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = SD01 function is on RC2 1 = SD01 function is on RC4 For 20 Pin Devices (PIC16(L)F1829): Bit is read-only, '0' SD01 function is an RA4 For 20 Pin Devices (PIC16(L)F1825): $0 = \overline{SS1}$ function is on RC7. bit 5 SS1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): $0 = \overline{SS1}$ function is on RC3 $1 = \overline{SS1}$ function is on RC3 $1 = \overline{SS1}$ function is on RC6. bit 4 Unimplemented: Read as '0' Bit is read-only, '0' SS1 function is on RA4 1 = T1G function is on RA4 1 = T1G function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA4 1 = T1G function is on RA4 1 = TX/CK function is on RA3 For 20 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA4 1 = TX/CK function is on RA4	u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all c	other Resets
For 14 Pin Devices (PIC16(L)F1825); 0 = RX/DT function is on RC5 1 = RX/DT function is on RC5 1 = RX/DT function is on RB5 1 = RX/DT function is on RC5 bit 6 SD01SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = SD01 function is on RC2 1 = SD01 function is on RA4 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SD01 function is always on RC7. bit 5 SS1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = SS1 function is on RC3 1 = SS1 function is on RC3 1 = SS1 function is on RC3 1 = SS1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829); Bit is read-only, '0' SS11 function is on RA4 1 = T1G function is on RA4 1 = T1G function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RA4 1 = TX/CK function is on RA3 For 20 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RA4 1 = TX/CK function is on RA5 For 20 Pin Devices (PIC16(L)F1825); 0 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825); 1 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825); 1 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825); 1 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825); 2 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825); 2 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825); 2 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825); 2 = TX/CK function is on RA6 Fo	'1' = Bit is set		'0' = Bit is clea	ared				
For 20 Pin Devices (PIC16(L)F1829): $0 = RX/DT function is on RB5 1 = RX/DT function is on RC5bit 6SD01SEL: Pin Selection bitFor 14 Pin Devices (PIC16(L)F1825): 0 = SD01 function is on RC2 1 = SD01 function is on RC2 1 = SD01 function is an RA4 For 20 Pin Devices (PIC16(L)F1829): Bit is read-only, '0' SD01 function is always on RC7.bit 5SS15 function is on RC3 1 = SS1 function is on RA3 For 14 Pin Devices (PIC16(L)F1825): 0 = SS1 function is on RC3 1 = SS1 function is on RC3 1 = SS1 function is on RC3 1 = SS1 function is on RC6.bit 4Unimplemented: Read as '0' Bit is read-only, '0' SS1 function is on RA4 1 = T1G function is on RA3 bit 2TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1829): Bit is read-only, '0' SS1 function is on RA3 1 = T1G function is on RA4 1 = TXCK function is on RC4 1 = TX/CK function is on RA0 For 20 Pin Devices (PIC16(L)F1829): 0 = TX/CK function is on RA7 1 = TX/CK function is on RA7 1 = TX/CK function is on RA7 1 = TX/CK function is on RA7 $	bit 7	For 14 Pin De	evices (PIC16(L					
bit 6 SD01SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = SD01 function is on RC2 1 = SD01 function is on RA4 For 20 Pin Devices (PIC16(L)F1829): Bit is read-only, '0' SD01 function is always on RC7. bit 5 SS1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = $\overline{SS1}$ function is on RC3 1 = $\overline{SS1}$ function is on RC3 1 = $\overline{SS1}$ function is on RA3 For 20 Pin Devices (PIC16(L)F1829): Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 3 T1GSEL: Pin Selection bit 0 = T1G function is on RA4 1 = T1G function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA4 1 = T1G function is on RA4 1 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RA6 For 20 Pin Devices (PIC16(L)F1829): 0 = TX/CK function is on RA7 1 = TX/CK function is on RB7 1 = TX/CK function is on RC4		<u>For 20 Pin De</u> 0 = RX/DT f	evices (PIC16(L function is on R	<u>.)F1829):</u> B5				
bit 5 SS1SEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): $0 = \frac{SS1}{SS1}$ function is on RC3 1 = SS1 function is on RA3 For 20 Pin Devices (PIC16(L)F1829): Bit is read-only, '0' SS1 function is always on RC6. bit 4 Unimplemented: Read as '0' bit 3 T1GSEL: Pin Selection bit 0 = T1G function is on RA4 1 = T1G function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RC4 1 = TX/CK function is on RA0 For 20 Pin Devices (PIC16(L)F1829): 0 = TX/CK function is on RB7 1 = TX/CK function is on RC4	bit 6	SDO1SEL: P <u>For 14 Pin De</u> 0 = SDO1 ft 1 = SDO1 ft <u>For 20 Pin De</u> Bit is read-on	Vin Selection bit <u>evices (PIC16(L</u> unction is on RC unction is on RA <u>evices (PIC16(L</u> ly, '0'	. <u>)F1825):</u> C2 \4 . <u>)F1829):</u>				
bit 4Unimplemented: Read as '0'bit 3T1GSEL: Pin Selection bit 0 = T1G function is on RA4 1 = T1G function is on RA3bit 2TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RC4 1 = TX/CK function is on RA0 For 20 Pin Devices (PIC16(L)F1829): 0 = TX/CK function is on RB7 1 = TX/CK function is on RC4	bit 5	For 14 Pin De0 = SS1 fun1 = SS1 funFor 20 Pin DeBit is read-on	evices (PIC16(L action is on RC3 action is on RA3 evices (PIC16(L Iy, '0'	<u>)F1829):</u>				
0 = T1G function is on RA4 1 = T1G function is on RA3 bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RC4 1 = TX/CK function is on RA0 For 20 Pin Devices (PIC16(L)F1829): 0 = TX/CK function is on RB7 1 = TX/CK function is on RC4	bit 4							
bit 2 TXCKSEL: Pin Selection bit For 14 Pin Devices (PIC16(L)F1825): 0 = TX/CK function is on RC4 1 = TX/CK function is on RA0 For 20 Pin Devices (PIC16(L)F1829): 0 = TX/CK function is on RB7 1 = TX/CK function is on RC4	bit 3	0 = T1G fun	nction is on RA4					
bit 1-0 Unimplemented: Read as '0'	bit 2	TXCKSEL: P For 14 Pin De 0 = TX/CK f 1 = TX/CK f For 20 Pin De 0 = TX/CK f	in Selection bit <u>evices (PIC16(L</u> function is on R function is on R <u>evices (PIC16(L</u> function is on R	. <u>)F1825):</u> C4 A0 . <u>)F1829):</u> B7				
	bit 1-0	Unimplemen	ted: Read as 'd)'				

REGISTER 12-1: APFCON0: ALTERNATE PIN FUNCTION CONTROL REGISTER 0




FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM (PORTA EXAMPLE)

Interrupt-on-Change Registers 13.6

REGISTER 13-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-change disabled for the associated pin.

19.9 Interaction with ECCP Logic

In some devices, a comparator output signal can be used to trigger the auto-shutdown feature found within the ECCP module. When the ECCP auto-shutdown feature is enabled and a comparator output signal is selected as the source, the comparator can be used simultaneously as a general purpose comparator and as the ECCP auto-shutdown source. In addition, the comparator output signal can also be routed to the designated I/O pin. If the ECCP Auto-Restart mode is also enabled, the comparators can be used as a closed loop analog feedback circuit to the ECCP, thereby creating an analog controlled PWM.

Please see section

for more information.

Note: When the comparator module is first initialized the output state is unknown. Upon initialization, the user should verify the output state of the comparator prior to relying on the result, primarily when using the result in connection with other peripheral features, such as the ECCP Auto-Shutdown mode.

FIGURE 19-3: ANALOG INPUT MODEL


19.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 19-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD.

If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



21.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 21-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output sync_C1OUT (optionally Timer1 synchronized output)
11	Comparator 2 Output sync_C2OUT (optionally Timer1 synchronized output)

21.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

21.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

21.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 gate control. The Comparator 1 output (sync_C1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 19.4.1 "Comparator Output Synchronization**".

21.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 Gate Control. The Comparator 2 output (sync_C2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 19.4.1 "Comparator Output Synchronization"**.

21.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 21-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Enabling Toggle mode at the same time							
as changing the gate polarity may result in							
indeterminate operation.							

21.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 21-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 Gate source to be measured. See Figure 21-6 for timing details.

21.6.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

21.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

21.7 **Timer1 Interrupt**

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

The TMR1H:TMR1L register pair and the Note: TMR1IF bit should be cleared before enabling interrupts.

21.8 **Timer1 Operation During Sleep**

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR10N bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

21.9 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 24.0 "Capture/Compare/PWM Modules".

21.10 ECCP/CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see Section 16.2.5 "Special Event Trigger".




FIGURE 21-2: TIMER1 INCREMENTING EDGE

FIGURE 24-7: **EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)**

«M<	1:0>	Signal	0	■ Pulse Width	▶	PRx+1
00	(Single Output)	PxA Modulated		4	– Period – – – – – – – – – – – – – – – – – – –	>
		PxA Modulated	 		⊲ → Delay	
10	(Half-Bridge)	PxB Modulated	<u>_</u>	elay		
		PxA Active			· · ·	
01	(Full-Bridge, Forward)	PxB Inactive	- :		<u> </u>	I
	i orward)	PxC Inactive				i
		PxD Modulated	į		i	
		PxA Inactive	_ ! _ <u>!</u>			
11	(Full-Bridge, Reverse)	PxB Modulated	= —į́-			
	i tevelse)	PxC Active			1 	
		PxD Inactive	_ <u> </u>			

Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
Delay = 4 * Tosc * (PWMxCON<6:0>)

24.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 24-8.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 24.4.3 "Enhanced PWM Auto-shutdown mode"**. An autoshutdown event will only affect pins that have PWM outputs enabled.

FIGURE 24-18: SIMPLIFIED STEERING BLOCK DIAGRAM



24.5 CCP Control Registers

REGISTER 24-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0						
	M<1:0> (1)	DCxB	<1:0>		CCPxN	/<3:0>							
bit 7							bit (
Legend:													
R = Readable	e bit	W = Writable bit		U = Unimpleme	ented bit, read as	·'O'							
u = Bit is unc	hanged	x = Bit is unknow	wn	•	POR and BOR/V		Reset						
'1' = Bit is set	t	'0' = Bit is cleare	ed										
bit 7-6	PxM<1:0>: E	nhanced PWM Out	tput Configura	tion bits ⁽¹⁾									
	<u>Capture mode</u> Unused												
	<u>Compare moo</u> Unused	Compare mode: Unused											
	If CCPxM<3:2	<u>If CCPxM<3:2> = 00, 01, 10:</u> xx = PxA assigned as Capture/Compare input; PxB, PxC, PxD assigned as port pins											
			Compare input	PxB, PxC, PxD a	ssigned as port p	pins							
	01 = Full-Brid 10 = Half-Brid	 00 = Single output; PxA modulated; PxB, PxC, PxD assigned as port pins 01 = Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive 10 = Half-Bridge output; PxA, PxB modulated with dead-band control; PxC, PxD assigned as port pins 11 = Full-Bridge output reverse; PxB modulated; PxC active; PxA, PxD inactive 											
bit 5-4	DCxB<1:0>:	PWM Duty Cycle L	east Significa.	nt bits									
	<u>Capture mode</u> Unused	<u>):</u>											
	Compare mod	le:											
	Unused												
	<u>PWM mode:</u>												
bit 3-0	These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.												
bit 5-0		CCPxM<3:0>: ECCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets ECCPx module)											
	•	0000 = Capture/Compare/PWW on (resets ECCPX module) 0001 = Reserved											
		0010 = Compare mode: toggle output on match											
	0011 = Rese	0011 = Reserved											
	0100 = Captu	ure mode: every fa	lling edge										
	•	ire mode: every ris											
		Ire mode: every 4t											
		0111 = Capture mode: every 16th rising edge											
		pare mode: initializ	•	•	• •	,							
		pare mode: initializ		0 /	•	()							
		pare mode: Special			•		conversion						
	if A/D	module is enabled	d) ⁽¹⁾										
	<u>CCP Modules</u> 11xx = PWM												
		ECCP Modules only: 1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high											
		I mode: PxA, PxC	•										
		I mode: PxA, PxC			I								
	1111 = PWN	I mode: PxA, PxC	active-low; Px	B, PxD active-low									

Note 1: These bits are not implemented on CCP<5:4>.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
PxRSEN				PxDC<6:0>						
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
u = Bit is unchanged x = Bit is unknown				-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set	'1' = Bit is set '0' = Bit is cleared									
bit 7	PxRSEN: P	WM Restart Ena	ıble bit							
	the PWI	M restarts auton	natically	bit clears automa			ent goes away;			
	•			st be cleared in s	software to resi	tart the Pyvivi				
bit 6-0	PxDC<6:0>	: PWM Delay Co	ount bits							
PxDCx = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active										

REGISTER 24-4: PWMxCON: ENHANCED PWM CONTROL REGISTER

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

25.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from low level to high level. (CASE 1)
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'. (CASE 2)

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled. If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0' (Figure 25-36). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.

If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (Figure 25-37).

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 25-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 25-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



	1	1	1		1	1		1	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INLVLA	_	—	INLVLA5 ⁽¹⁾	INLVLA4	INLVLA3 ⁽²⁾	INLVLA2	INLVLA1	INLVLA0	124
INLVLB ⁽¹⁾	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	—	_	129
INLVLC	INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3(2)	INLVLC2 ⁽²⁾	INLVLC1	INLVLC0	135
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	87
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	88
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	—	CCP2IE	89
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	92
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	—	CCP2IF	93
SSP1ADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	280
SSP1BUF	Synchronous	Serial Port Rece	eive Buffer/Trans	smit Register					233*
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		277
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	278
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	279
SSP1MSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	280
SSP1STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	276
TRISA	-	_	TRISA5 ⁽¹⁾	TRISA4	TRISA3 ⁽²⁾	TRISA2	TRISA1	TRISA0	122
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	_	128
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3 ⁽²⁾	TRISC2 ⁽²⁾	TRISC1	TRISC0	133
المحممان		d location room					TM		•

SUMMARY OF REGISTERS ASSOCIATED WITH I²C[™] OPERATION **TABLE 25-3:**

 — Unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I²C[™] mode.
 * Page provides register information.
 PIC16(L)F1829 only. Legend:

Note 1:

PIC16(L)F1825 only. 2:

26.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 26-1 and Figure 26-2.

FIGURE 26-1: EUSART TRANSMIT BLOCK DIAGRAM



27.0 CAPACITIVE SENSING (CPS) MODULE

The Capacitive Sensing (CPS) module allows for an interaction with an end user without a mechanical interface. In a typical application, the CPS module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the CPS module. The CPS module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- · Multiple current modes
- Multiple voltage reference modes
- Multiple timer resources
- · Software control
- · Operation during Sleep






FIGURE 27-1: CAPACITIVE SENSING BLOCK DIAGRAM










14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	14		
Pitch	е	0.65 BSC		
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)	1.00 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2