E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT, IBT LIN/J2602
Number of I/O	12
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1829lint-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F1825/9

8.6.8 PIR3 REGISTER

The PIR3 register contains the interrupt flag bits, as shown in Register 8-8.

1 = Interrupt is pending0 = Interrupt is not pending

1 = Interrupt is pending0 = Interrupt is not pending

1 = Interrupt is pending0 = Interrupt is not pending

Unimplemented: Read as '0'

Unimplemented: Read as '0'

TMR6IF: TMR6 to PR6 Match Interrupt Flag bit

TMR4IF: TMR4 to PR4 Match Interrupt Flag bit

Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-8: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
—		CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—
bit 7							bit 0

Legend:			
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is s	set	'0' = Bit is cleared	
bit 7-6	Unimplem	nented: Read as '0'	
bit 5	CCP4IF: C	CP4 Interrupt Flag bit	
		pt is pending	
	0 = Interru	pt is not pending	
bit 4	CCP3IF: C	CP3 Interrupt Flag bit	

bit 3

bit 2

bit 1

bit 0

8.6.9 PIR4 REGISTER⁽¹⁾

The PIR4 register contains the interrupt flag bits, as shown in Register 8-9.

Note 1:	The PIR4 register is available only on the						
PIC16(L)F1829 device.							

2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 8-9: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
—	—	—	_	—	—	BCL2IF	SSP2IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS = Bit is set by hardware

Unimplemented: Read as '0'
BCL2IF: MSSP2 Bus Collision Interrupt Flag bit
1 = A Bus Collision was detected (must be cleared in software)
0 = No Bus collision was detected
SSP2IF: Master Synchronous Serial Port 2 (MSSP2) Interrupt Flag bit
 1 = The Transmission/Reception/Bus Condition is complete (must be cleared in software) 0 = Waiting to Transmit/Receive/Bus Condition in progress

Note 1: This register is only available on PIC16(L)F1829.

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	87
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		176
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	88
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE			CCP2IE	89
PIE3	—		CCP4IE	CCP3IE	TMR6IE	-	TMR4IE	_	90
PIE4 ⁽¹⁾	—	-	-	-	_	_	BCL2IE	SSP2IE	91
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	92
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF	93
PIR3	_	—	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	94
PIR4 ⁽¹⁾	_	_	_	_	_	_	BCL2IF	SSP2IF	95

Legend: — Unimplemented locations read as '0'. Shaded cells are not used by interrupts.

Note 1: PIC16(L)F1829 only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	—	-	ANSA4	_	ANSA2	ANSA1	ANSA0	123
APFCON0	RXDTSEL	SDO1SEL ⁽²⁾	SS1SEL ⁽²⁾	_	T1GSEL	TXCKSEL	_	_	118
APFCON1	—	—	SDO2SEL ⁽¹⁾	SS2SEL ⁽¹⁾	P1DSEL	P1CSEL	P2BSEL	CCP2SEL	119
INLVLA	_	—	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	124
LATA	_	—	LATA5	LATA4	_	LATA2	LATA1	LATA0	123
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			176
PORTA	_	—	RA5	RA4	RA3	RA2	RA1	RA0	122
TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	122
WPUA	—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	124

x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTA. PIC16(L)F1829 only. PIC16(L)F1825 only. Legend:

Note 1:

2:

TABLE 12-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN<1:0>		CPD	40
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		FOSC<2:0>		48	

Legend: - Unimplemented location, read as '0'. Shaded cells are not used by PORTA.

17.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR Buffer2

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin
- · Capacitive Sensing module (CPS)

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

EQUATION 17-1: DAC OUTPUT VOLTAGE

<u>**IF DACEN = 1**</u> $VOUT = \left((VSOURCE - VSOURCE -) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE -$

IF DACEN = 0 and DACLPS = 1 and DACR[4:0] = 11111

VOUT = VSOURCE +

IF DACEN = 0 and DACLPS = 0 and DACR[4:0] = 00000

VOUT = VSOURCE -

VSOURCE+ = VDD, VREF, or FVR BUFFER 2

VSOURCE - = VSS

17.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 30.0** "**Electrical Specifications**".

17.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

17.3 DAC Voltage Reference Output

The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 17.5 shows an example buffering technique.

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

TABLE 18-1: SRCLK FREQUENCY TABLE

REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

t W = Writable bit nged x = Bit is unknown '0' = Bit is cleared SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled SRCLK<2:0>: SR Latch Clock Divider b 000 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 102 = Generates a 1 Fosc wide pulse e 103 = Generates a 1 Fosc wide pulse e 104 = Generates a 1 Fosc wide pulse e 105 = Generates a 1 Fosc wide pulse e 106 = Generates a 1 Fosc wide pulse e 107 = Generates a 1 Fosc wide pulse e 108 = Generates a 1 Fosc wide pulse e 109 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wid	every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
'0' = Bit is cleared SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled SRCLK<2:0>: SR Latch Clock Divider b 000 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e	S = Bit is set only its very 4th Fosc cycle clock very 8th Fosc cycle clock very 16th Fosc cycle clock very 32nd Fosc cycle clock very 64th Fosc cycle clock very 128th Fosc cycle clock
 SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled SRCLK<2:0>: SR Latch Clock Divider b 000 = Generates a 1 Fosc wide pulse e 001 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 	oits every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
 1 = SR latch is enabled 0 = SR latch is disabled SRCLK<2:0>: SR Latch Clock Divider b 000 = Generates a 1 Fosc wide pulse e 001 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 	every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
000 = Generates a 1 Fosc wide pulse e 001 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 110 = Generates a 1 Fosc wide pulse e	every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
TTT - Oenerates a 11 OSC wide puise e	very 512th Fosc cycle clock
SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR latch is disabled	
SRNQEN: SR Latch \overline{Q} Output Enable b <u>If SRLEN = 1</u> : 1 = \overline{Q} is present on the SRnQ pin 0 = External \overline{Q} output is disabled <u>If SRLEN = 0</u> : SR latch is disabled	it
 SRPS: Pulse Set Input of the SR Latch 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input. 	
 SRPR: Pulse Reset Input of the SR Late 1 = Pulse Reset input for 1 Q-clock per 0 = No effect on Reset input. 	
	0 = External Q output is disabled f <u>SRLEN = 0</u> : SR latch is disabled SRNQEN: SR Latch \overline{Q} Output Enable b f <u>SRLEN = 1</u> : 1 = \overline{Q} is present on the SRnQ pin 0 = External \overline{Q} output is disabled f <u>SRLEN = 0</u> : SR latch is disabled SRPS: Pulse Set Input of the SR Latch 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input. SRPR: Pulse Reset Input of the SR Latch 1 = Pulse Reset Input of the SR Latch 1 = Pulse Reset Input of the SR Latch

21.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 21-2, is used to control Timer1 Gate.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>
bit 7				•			bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncl	hanged	x = Bit is unki	nown	-n/n = Value a	It POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cle	eared by hardw	are	
bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	ored <u>1</u> :	rolled by the T	ïmer1 gate func ate function	tion		
bit 6	T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)						
bit 5	1 = Timer1 (0 = Timer1 (er1 Gate Toggle Gate Toggle mo Gate Toggle mo flip-flop toggles	de is enabled de is disabled	and toggle flip- g edge.	flop is cleared		
bit 4	1 = Timer1 g	T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 gate Single-Pulse mode is disabled					
bit 3	T1GGO/DON 1 = Timer1 g	TIGGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started					
bit 2	T1GVAL: Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).						
bit 1-0	T1GSS<1:0>: Timer1 Gate Enable (TMRTGE). 00 = Timer1 Gate pin 01 = Timer0 overflow output 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 11 = Comparator 2 optionally synchronized output (sync_C2OUT)						

REGISTER 21-2: T1GCON: TIMER1 GATE CONTROL REGISTER

24.5 CCP Control Registers

REGISTER 24-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
PxM	<1:0> ⁽¹⁾	DCxB	8<1:0>		CCPxN	Л<3:0>			
bit 7							bit C		
Legend:									
R = Readable	bit	W = Writable bi	t	U = Unimpleme	nted bit, read as	· 'O'			
u = Bit is uncha	anged	x = Bit is unknown		-n/n = Value at	POR and BOR/V	alue at all other	Reset		
'1' = Bit is set		'0' = Bit is clear	ed						
				(1)					
bit 7-6	Capture mode	hanced PWM Ou	tput Configurat	tion dits"					
	Unused	<u>-</u>							
	Compare mod	<u>e:</u>							
	Unused								
		> = 00, 01, 10:							
			Compare input;	PxB, PxC, PxD a	ssigned as port p	bins			
	<u>If CCPxM<3:2</u> 0.0 = Single ou		ted PxB PxC	PxD assigned as	port pins				
	01 = Full-Bridg	 00 = Single output; PxA modulated; PxB, PxC, PxD assigned as port pins 01 = Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive 							
				rith dead-band con		ssigned as port p	ins		
bit 5-4	11 = Full-Bridge output reverse; PxB modulated; PxC active; PxA, PxD inactive DCxB<1:0>: PWM Duty Cycle Least Significant bits								
511 5-4	Capture mode		-cast Significal	11 0113					
	Unused								
	Compare mode:								
	Unused								
	<u>PWM mode:</u>	the two I She of t	bo DWM duty	wele. The eight M	Sha ara faund in	CCDByl			
bit 3-0			-	cycle. The eight M	SDS are lound in	CCFRXL.			
bit 5-0		CCPxM<3:0>: ECCPx Mode Select bits							
	0000 = Capture/Compare/PWM off (resets ECCPx module) 0001 = Reserved								
	•	010 = Compare mode: toggle output on match							
	0011 = Reser	ved							
	0100 = Captu	re mode: every fa	illing edge						
	0101 = Captu	re mode: every ris	sing edge						
		0110 = Capture mode: every 4th rising edge 0111 = Capture mode: every 16th rising edge							
		re mode: every 10	oth rising eage						
	1000 = Comp	are mode: initializ	e ECCPx pin k	ow; set output on o	compare match (set CCPxIF)			
	•		•	igh; clear output c	•	,			
		0		errupt only; ECCP (ECCPx resets Ti	•		convorsion		
		module is enable					COnversion		
	CCP Modules	only:							
	11xx = PWM								
	ECCP Module								
		-	active-high; P>	B, PxD active-hig	n				
			0	B, PxD active-low					
		mode: PxA, PxC mode: PxA, PxC		3, PxD active-high					
		moue. I XA, FXC							

Note 1: These bits are not implemented on CCP<5:4>.

25.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an \overline{ACK} is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

25.5 I²C SLAVE MODE OPERATION

The MSSPx Slave mode operates in one of four modes selected in the SSPM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart or Stop condition.

25.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 25-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 25-5) affects the address matching process. See **Section 25.5.8 "SSPx Mask Register"** for more information.

25.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

25.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

25.5.7 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.


The general call address is a reserved address in the I²C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave

software can read SSPxBUF and respond. Figure 25-24 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the eighth falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

FIGURE 25-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



25.5.8 SSPX MASK REGISTER

An SSPx Mask (SSPMSK) register (Register 25-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.


25.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 25-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SDAx bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared


FIGURE 25-26: FIRST START BIT TIMING

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - 2: The Philips I²C[™] Specification states that a bus collision cannot occur on a Start.



PIC16(L)F1825/9



25.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out. (CASE 1)
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high. (CASE 2)

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to zero. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 25-38). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 25-39).

FIGURE 25-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 25-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7		·					bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	HC = Cleared	d by hardware	S = User set	
bit 7		eral Call Enable	•	• •			
		iterrupt when a call address dis	•	ddress (0x00 d	or 00h) is receiv	ed in the SSP	SR
bit 6		cknowledge St		mode only)			
		edge was not re					
bit 5		edge was recei nowledge Data					
DIL 5	In Receive m	0		ue offiy)			
			user initiates a	an Acknowledd	e sequence at	the end of a ree	ceive
	1 = Not Ackn				ľ		
	0 = Acknowle	•					
bit 4	ACKEN: Acknowledge Sequence Enable bit (in I ² C Master mode only)						
	In Master Re						
		Acknowledge : ically cleared b		SDAx and S	CLx pins, and	transmit ACI	KDT data bi
		edge sequence					
bit 3		ive Enable bit (mode only)			
	1 = Enables I	Receive mode	for I ² C	• /			
	0 = Receive I						
bit 2	-	ondition Enable	e bit (in I ² C Ma	ster mode only	y)		
	SCKx Releas						
	1 = Initiate St 0 = Stop cond	•	n SDAx and St	JLX pins. Auto	matically cleare	d by hardware	
bit 1				-	ster mode only)		
		Repeated Start d Start condition		DAx and SCL>	c pins. Automati	cally cleared by	y hardware.
bit 0	SEN: Start C	ondition Enable	e/Stretch Enab	le bit			
	In Master mo						
	1 = Initiate St 0 = Start con		n SDAx and S	CLx pins. Auto	matically cleare	d by hardware	
	In Slave mod						
		etching is enab etching is disat		ave transmit ar	nd slave receive	e (stretch enabl	ed)
Note 1: For	bits ACKEN F	RCEN PEN R	SEN SEN If t	he l ² C module	is not in the Idl	e mode this bi	t may not be

REGISTER 25-3: SSPxCON2: SSPx CONTROL REGISTER 2

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

27.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

27.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

27.6.1 TIMER0

To select Timer0 as the timer resource for the CPS module:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION_REG register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0 "Timer0 Module**" for additional information.

27.6.2 TIMER1

To select Timer1 as the timer resource for the CPS module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the CPS module. Refer to **Section 21.12 "Timer1 Gate Control Register"** for additional information.

TABLE 27-2: TIMER1 ENABLE FUNCTION

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

27.7 Software Control

The software portion of the CPS module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

27.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

27.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:


- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.


R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	CPSRM	—	_	CPSRN	NG<1:0>	CPSOUT	T0XCS
bit 7							bit (
Legend:						1 (0)	
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' $u = Bit is unchanged$ $x = Bit is unknown$ $-n/n = Value at POR and BOR/Value at all$							
u = Bit is unch	0	x = Bit is unki		-n/n = value a	at POR and BC	R/value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	1 = CPS mo	pacitive Sensing dule is enabled dule is disabled	-	able bit			
bit 6	1 = Capaciti		dule is in Var	Mode bit iable Voltage Re ed Voltage Refer			
bit 5-4	Unimplemer	nted: Read as '	0'				
bit 3-2	<u>If CPSRM = 0</u> 00 = Oscillat 01 = Oscillat 10 = Oscillat	0 (Fixed Voltag	e Reference ge range	rent Range bits <u>mode):</u>			
	00 = Oscillat 01 = Oscillat 10 = Oscillat	<u>1 (Variable Volt</u> or is on. Noise or is in low rang or is in medium or is in high rar	Detection mo ge range	<u>ce mode):</u> ode. No Charge/	Discharge curr	ent is supplied.	
bit 1	CPSOUT: Capacitive Sensing Oscillator Status bit 1 = Oscillator is sourcing current (Current flowing out of the pin) 0 = Oscillator is sinking current (Current flowing into the pin)						
bit 0	 Toxcs: Timer0 External Clock Source Select bit If TMR0CS = 1: The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0: 1 = Timer0 clock source is the capacitive sensing oscillator 0 = Timer0 clock source is the T0CKI pin If TMR0CS = 0: Timer0 clock source is controlled by the core/Timer0 module and is Fosc/4):

REGISTER 27-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

PIC16(L)F1825/9












FIGURE 31-22: IPD BASE, LOW-POWER SLEEP MODE, PIC16F1825/9 ONLY



14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	IILLIMETER	S		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)		1.00 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.15mm per side.


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

16-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			3
	Dimension Limits			MAX
Number of Pins	N		16	
Pitch	e		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.50	2.65	2.80
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.50	2.65	2.80
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-127B

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (08/2010)

Original release.

Revision B (05/2011)

Revised Electrical Specifications.

Revision C (06/2012)

Updated the Family Types table; Updated Figures 1, 2 and 3; Updated Table 3-3; Changed all instances of SDO into SDO1, SDOSEL into SDO1SEL and SSSEL into SS1SEL; Added PIR3, PIR4, PIE3 and PIE4 to Table 3-3; Updated Register 4-2; Updated Sections 5.2.2.5 and 5.5.3; Added Note 1 to Table 11-3; Updated Figure 13-1 and Equation 16-1; Updated Section 19.9; Added charts to the DC and AC Characteristics Graphs section; Revised the Electrical Specifications section; Updated the Packaging Information section; Updated the Product Identification System section; Other minor corrections.

Revision D (05/2014)

Added new UQFN packages: 16-Lead, UQFN, 4x4x0.5, (JQ) and 20-Lead, UQFN, 4x4x0.5, (GZ) packages. Minor corrections.

Revision E (4/2015)

Added Section 30.9: High Temperature Operation in the Electrical Specifications section.

APPENDIX B: MIGRATING FROM OTHER PIC[®] DEVICES

This shows a comparison of features in the migration from the PIC16F648 device to the PIC16(L)F1825/9 family of devices.

This section provides comparisons when migrating from other similar PIC^{\circledast} devices to the PIC16(L)F1825/9 family of devices.

B.1 PIC16F648A to PIC16F1825/9

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F648A	PIC16F1825/9	
Max. Operating Speed	20 MHz	32 MHz	
Max. Program Memory (Words)	4K	8K	
Max. SRAM (Bytes)	256	1024	
Max. EEPROM (Bytes)	256	256	
A/D Resolution	10-bit	10-bit	
Timers (8/16-bit)	2/1	4/1	
Brown-out Reset	Y	Y	
Internal Pull-ups	RB<7:0>	PIC16F1825: RA<5:0>, RC<5:0> PIC16F1829: RA<5:0>, RB<7:4>, RC<7:0>	
Interrupt-on-change	RB<7:4>	PIC16F1825: RA<5:0>, Edge Selectable PIC16F1829: RA<5:0>, RB<7:4>, Edge Selectable	
Comparator	2	2	
AUSART/EUSART	1/0	0/1	
Extended WDT	N	Y	
Software Control Option of WDT/BOR	N	Y	
INTOSC Frequencies	48 kHz or 4 MHz	31 kHz - 32 MHz	
Clock Switching	Y	Y	
Capacitive Sensing	N	Y	
CCP/ECCP	2/0	2/2	
Enhanced PIC16 CPU	N	Y	
MSSPx/SSPx	0	2/0	
Reference Clock	N	Y	
Data Signal Modulator	N	Y	
SR Latch	N	Y	
Voltage Reference	N	Y	
DAC	Y	Y	