

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

ĿXFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154", 3.90mm Width)
Supplier Device Package	14-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1825t-i-sl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






TABLE 3-5: PIC16(L)F1825/9 MEMORY MAP, BANKS 16-23

	BANK 16	•	BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	INDF0	880h	INDF0	900h	INDF0	980h	INDF0	A00h	INDF0	A80h	INDF0	B00h	INDF0	B80h	INDF0
801h	INDF1	881h	INDF1	901h	INDF1	981h	INDF1	A01h	INDF1	A81h	INDF1	B01h	INDF1	B81h	INDF1
802h	PCL	882h	PCL	902h	PCL	982h	PCL	A02h	PCL	A82h	PCL	B02h	PCL	B82h	PCL
803h	STATUS	883h	STATUS	903h	STATUS	983h	STATUS	A03h	STATUS	A83h	STATUS	B03h	STATUS	B83h	STATUS
804h	FSR0L	884h	FSR0L	904h	FSR0L	984h	FSR0L	A04h	FSR0L	A84h	FSR0L	B04h	FSR0L	B84h	FSR0L
805h	FSR0H	885h	FSR0H	905h	FSR0H	985h	FSR0H	A05h	FSR0H	A85h	FSR0H	B05h	FSR0H	B85h	FSR0H
806h	FSR1L	886h	FSR1L	906h	FSR1L	986h	FSR1L	A06h	FSR1L	A86h	FSR1L	B06h	FSR1L	B86h	FSR1L
807h	FSR1H	887h	FSR1H	907h	FSR1H	987h	FSR1H	A07h	FSR1H	A87h	FSR1H	B07h	FSR1H	B87h	FSR1H
808h	BSR	888h	BSR	908h	BSR	988h	BSR	A08h	BSR	A88h	BSR	B08h	BSR	B88h	BSR
809h	WREG	889h	WREG	909h	WREG	989h	WREG	A09h	WREG	A89h	WREG	B09h	WREG	B89h	WREG
80Ah	PCLATH	88Ah	PCLATH	90Ah	PCLATH	98Ah	PCLATH	A0Ah	PCLATH	A8Ah	PCLATH	B0Ah	PCLATH	B8Ah	PCLATH
80Bh	INTCON	88Bh	INTCON	90Bh	INTCON	98Bh	INTCON	A0Bh	INTCON	A8Bh	INTCON	B0Bh	INTCON	B8Bh	INTCON
80Ch	—	88Ch	—	90Ch	—	98Ch	—	A0Ch	—	A8Ch	—	B0Ch	—	B8Ch	—
80Dh	—	88Dh	—	90Dh	—	98Dh	_	A0Dh	—	A8Dh	—	B0Dh	—	B8Dh	—
80Eh	_	88Eh	—	90Eh	_	98Eh		A0Eh	_	A8Eh	—	B0Eh	_	B8Eh	_
80Fh	—	88Fh	_	90Fh	—	98Fh	_	A0Fh	—	A8Fh	—	B0Fh	—	B8Fh	_
810h	_	890h	_	910h	—	990h	_	A10h	—	A90h	—	B10h	—	B90h	_
811h	—	891h	_	911h	—	991h	_	A11h	—	A91h	—	B11h	—	B91h	
812h	—	892h	_	912h	—	992h	_	A12h	—	A92h	—	B12h	—	B92h	
813h	—	893h	_	913h	—	993h	_	A13h	—	A93h	—	B13h	—	B93h	
814h	—	894h	_	914h	—	994h	_	A14h	—	A94h	—	B14h	—	B94h	_
815h	—	895h	_	915h	—	995h		A15h	—	A95h	—	B15h	—	B95h	_
816h	_	896h	—	916h	—	996h	_	A16h	—	A96h	—	B16h	—	B96h	
817h	_	897h	—	917h	—	997h	_	A17h	—	A97h	—	B17h	—	B97h	
818h	_	898h	—	918h	—	998h	_	A18h	—	A98h	—	B18h	—	B98h	
819h	_	899h	_	919h	_	999h	_	A19h	—	A99h	_	B19h	—	B99h	
81Ah	—	89Ah	_	91Ah	—	99Ah		A1Ah	—	A9Ah	—	B1Ah	—	B9Ah	_
81Bh	_	89Bh	—	91Bh	—	99Bh	_	A1Bh	—	A9Bh	—	B1Bh	—	B9Bh	
81Ch	_	89Ch	—	91Ch	—	99Ch	_	A1Ch	—	A9Ch	—	B1Ch	—	B9Ch	
81Dh	—	89Dh	_	91Dh	—	99Dh		A1Dh	—	A9Dh	—	B1Dh	—	B9Dh	
81Eh	—	89Eh	_	91Eh	—	99Eh		A1Eh	—	A9Eh	—	B1Eh	—	B9Eh	
81Fh	—	89Fh	_	91Fh	—	99Fh		A1Fh	—	A9Fh	—	B1Fh	—	B9Fh	_
820h		8A0h		920h		9A0h		A20h		AA0h		B20h		BA0h	
	l la incala no ante d						l la incala no ante d				Unimplemented				
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h		8F0h		96Fn 970h		9F0h		AOFII A70h		AF0h		Born B70h		BF0h	
07011	Accesses		Accesses	5701	Accesses	01 011	Accesses	7.0.011	Accesses		Accesses	5,01	Accesses	5,01	Accesses
	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	
<u> </u>		51111		31111		3 1171						2		2	


Legend: = Unimplemented data memory locations, read as '0'.

REGISTER 4-1: CONFIGURATION WORD 1

Fail-Safe C Fail-Safe C O: Internal I Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	<u>modes</u> : OUT function is dis OUT function is er Brown-out Reset	able bit nabled isabled ver bit mode is enable imode is disabled bit <u>et to LP. XT. HS</u> function is dis sabled. I/O func-	ed <u>modes</u> : abled. Oscillator fu stion on the CLKOU	R/P-1/1 nted bit, read as blank or after B	Bulk Erase	CPD bit 8 R/P-1/1 bit 0
MCLRE MEN: Fail-S Fail-Safe C Fail-Safe C O: Internal/Ext Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	R/P-1/1 PWRTE P = Programma '1' = Bit is set Cafe Clock Monitor Clock Monitor is end Clock Monitor is discover Clock Monitor is discover Clock Out Enable uration bits are set gnored, CLKOUT imodes: DUT function is discover Brown-out Reset	WD ⁻ able bit nabled isabled ver bit mode is enable isabled bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O func- nabled on the C	rE<1:0> U = Unimpleme -n = Value when ed ed <u>modes</u> : abled. Oscillator fu	nted bit, read as blank or after B	FOSC<2:0	R/P-1/1
MCLRE MEN: Fail-S Fail-Safe C Fail-Safe C O: Internal/Ext Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	PWRTE P = Programma '1' = Bit is set afe Clock Monitor lock Monitor is di External Switchover ternal Switchover Clock Out Enable uration bits are se gnored, CLKOUT modes: DUT function is di DUT function is er Brown-out Reset	WD ⁻ able bit nabled isabled ver bit mode is enable isabled bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O func- nabled on the C	rE<1:0> U = Unimpleme -n = Value when ed ed <u>modes</u> : abled. Oscillator fu	nted bit, read as blank or after B	FOSC<2:0	
MCLRE MEN: Fail-S Fail-Safe C Fail-Safe C O: Internal/Ext Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	PWRTE P = Programma '1' = Bit is set afe Clock Monitor lock Monitor is di External Switchover ternal Switchover Clock Out Enable uration bits are se gnored, CLKOUT modes: DUT function is di DUT function is er Brown-out Reset	WD ⁻ able bit nabled isabled ver bit mode is enable isabled bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O func- nabled on the C	rE<1:0> U = Unimpleme -n = Value when ed ed <u>modes</u> : abled. Oscillator fu	nted bit, read as blank or after B	FOSC<2:0	
MEN: Fail-S Fail-Safe C Fail-Safe C O: Internal / Internal/Ext Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	P = Programma '1' = Bit is set Gafe Clock Monito Clock Monitor is en Clock Monitor is di External Switchover ternal Switchover Clock Out Enable uration bits are se gnored, CLKOUT modes: DUT function is dis DUT function is en Brown-out Reset	able bit nabled isabled ver bit mode is enable imode is disabled bit <u>et to LP. XT. HS</u> function is dis sabled. I/O func-	U = Unimplemen -n = Value when ed ed <u>modes</u> : abled. Oscillator fu	blank or after B	- '1' Bulk Erase	bit C
Fail-Safe C Fail-Safe C O: Internal I Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	'1' = Bit is set	or Enable bit nabled isabled ver bit mode is enable mode is disable bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O function	-n = Value when ed ed abled. Oscillator fu	blank or after B	Bulk Erase	bit 0
Fail-Safe C Fail-Safe C O: Internal I Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	'1' = Bit is set	or Enable bit nabled isabled ver bit mode is enable mode is disable bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O function	-n = Value when ed ed abled. Oscillator fu	blank or after B	Bulk Erase	
Fail-Safe C Fail-Safe C O: Internal I Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	'1' = Bit is set	or Enable bit nabled isabled ver bit mode is enable mode is disable bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O function	-n = Value when ed ed abled. Oscillator fu	blank or after B	Bulk Erase	
Fail-Safe C Fail-Safe C O: Internal I Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	'1' = Bit is set	or Enable bit nabled isabled ver bit mode is enable mode is disable bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O function	-n = Value when ed ed abled. Oscillator fu	blank or after B	Bulk Erase	
Fail-Safe C Fail-Safe C O: Internal I Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	Cafe Clock Monito Clock Monitor is en Clock Monitor is di External Switchover ternal Switchover Clock Out Enable uration bits are se gnored, CLKOUT <u>c modes</u> : DUT function is dis DUT function is en Brown-out Reset	nabled isabled ver bit mode is enable mode is disable bit <u>et to LP, XT, HS</u> function is dis sabled. I/O func- nabled on the C	ed ed <u>modes</u> : abled. Oscillator fu	nction on the CL		
Fail-Safe C Fail-Safe C O: Internal I Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	Clock Monitor is er clock Monitor is di External Switchover ternal Switchover Clock Out Enable uration bits are se gnored, CLKOUT modes: DUT function is di DUT function is er Brown-out Reset	nabled isabled ver bit mode is enable mode is disable bit <u>et to LP, XT, HS</u> function is dis sabled. I/O func- nabled on the C	ed <u>modes</u> : abled. Oscillator fu stion on the CLKOU		-KOUT pin.	
Internal/Ext Internal/Ext KOUTEN: C OSC configu This bit is i other FOSC 1 = CLKO 0 = CLKO REN<1:0>: = BOR enat	ternal Switchover ternal Switchover Clock Out Enable uration bits are se gnored, CLKOUT <u>modes</u> : DUT function is dis DUT function is er Brown-out Reset	mode is enable mode is disable bit <u>et to LP, XT, HS</u> f function is dis sabled. I/O func- nabled on the C	ed <u>modes</u> : abled. Oscillator fu stion on the CLKOU		-KOUT pin.	
OSC configu This bit is in <u>other FOSC</u> 1 = CLKO 0 = CLKO REN<1:0>: = BOR enab	uration bits are se gnored, CLKOUT <u>modes</u> : OUT function is dia OUT function is er Brown-out Reset	et to LP. XT. HS f function is dis sabled. I/O func- nabled on the C	abled. Oscillator fu		-KOUT pin.	
REN<1:0>: = BOR enat	Brown-out Reset					
	bled during operation	ition and disabl				
Data memo		on is disabled				
: Code Prote Program m	ection bit ⁽³⁾ emory code prote	ection is disable				
LRE: RA3/M <u>/P bit = 1</u> : This bit is ig <u>/P bit = 0</u> : 1 = MCLR/ 0 = MCLR/	ICLR/VPP Pin Fu gnored. VPP pin function is VPP pin function is	unction Select b s MCLR; Weak	it pull-up enabled.	bled; Weak pull-u	up under control of	
RTE: Powe PWRT dis	r-up Timer Enabl abled	e bit ⁽¹⁾				
= WDT ena = WDT ena = WDT con ^s	bled bled while runnin trolled by the SW	ig and disabled	•	r		
	Data memo Data memo Code Prote Program m LRE: RA3/Ī <u>(P bit = 1</u> : This bit is i <u>(P bit = 0</u> : 1 = MCLR 0 = MCLR WPUA RTE: Powe PWRT dis PWRT en TE<1:0>: V = WDT ena = WDT con = WDT disa	Data memory code protectio Data memory code protectio Code Protection bit ⁽³⁾ Program memory code prote Program memory code prote LRE: RA3/MCLR/VPP Pin Fu <u>/P bit = 1</u> : This bit is ignored. <u>/P bit = 0</u> : 1 = MCLR/VPP pin function i 0 = MCLR/VPP pin function i 0 = MCLR/VPP pin function i WPUA register. RTE: Power-up Timer Enable PWRT disabled PWRT disabled PWRT enabled ITE<1:0>: Watchdog Timer E WDT enabled WDT enabled WDT enabled while runnin WDT controlled by the SW WDT disabled g Brown-out Reset does not	Data memory code protection is disabled Data memory code protection is enabled Code Protection bit ⁽³⁾ Program memory code protection is disable Program memory code protection is enable LRE: RA3/MCLR/VPP Pin Function Select b <u>VP bit = 1</u> : This bit is ignored. <u>VP bit = 0</u> : 1 = MCLR/VPP pin function is MCLR; Weak 0 = MCLR/VPP pin function is digital input; M WPUA register. RTE: Power-up Timer Enable bit ⁽¹⁾ PWRT disabled PWRT enabled TE<1:0>: Watchdog Timer Enable bit = WDT enabled WDT enabled = WDT enabled while running and disabled = WDT controlled by the SWDTEN bit in the = WDT disabled g Brown-out Reset does not automatically e	Data memory code protection is disabled Data memory code protection is enabled Code Protection bit ⁽³⁾ Program memory code protection is disabled Program memory code protection is enabled LRE: RA3/MCLR/VPP Pin Function Select bit <u>VP bit = 1</u> : This bit is ignored. <u>VP bit = 0</u> : 1 = MCLR/VPP pin function is MCLR; Weak pull-up enabled. 0 = MCLR/VPP pin function is digital input; MCLR internally disal WPUA register. RTE: Power-up Timer Enable bit ⁽¹⁾ PWRT disabled PWRT enabled TE<1:0>: Watchdog Timer Enable bit = WDT enabled WDT enabled = WDT enabled while running and disabled in Sleep = WDT controlled by the SWDTEN bit in the WDTCON register = WDT disabled g Brown-out Reset does not automatically enable Power-up Timer	Data memory code protection is disabled Data memory code protection is enabled Code Protection bit ⁽³⁾ Program memory code protection is disabled Program memory code protection is enabled LRE: RA3/MCLR/VPP Pin Function Select bit <u>(P bit = 1)</u> This bit is ignored. <u>(P bit = 0)</u> 1 = MCLR/VPP pin function is MCLR; Weak pull-up enabled. 0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-u WPUA register. RTE: Power-up Timer Enable bit ⁽¹⁾ PWRT disabled PWRT enabled TE<1:0>: Watchdog Timer Enable bit = WDT enabled WDT enabled = WDT enabled while running and disabled in Sleep = WDT controlled by the SWDTEN bit in the WDTCON register = WDT disabled g Brown-out Reset does not automatically enable Power-up Timer. ire data EEPROM will be erased when the code protection is turned off during	Data memory code protection is disabled Data memory code protection is enabled : Code Protection bit ⁽³⁾ Program memory code protection is disabled Program memory code protection is enabled LRE: RA3/MCLR/VPP Pin Function Select bit <u>/P bit = 1</u> : This bit is ignored. <u>/P bit = 0</u> : 1 = MCLR/VPP pin function is MCLR; Weak pull-up enabled. 0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUA register. RTE: Power-up Timer Enable bit ⁽¹⁾ PWRT disabled PWRT enabled TE<1:0>: Watchdog Timer Enable bit = WDT enabled = WDT enabled while running and disabled in Sleep = WDT controlled by the SWDTEN bit in the WDTCON register = WDT disabled

3: The entire program memory will be erased when the code protection is turned off.





8.6.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 8-3.

Note:	Bit PEIE of the INTCON register must be
	set to enable any peripheral interrupt.

REGISTER 8-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIE	OSFIE C2IE C1IE		EEIE	BCL1IE	—	—	CCP2IE
bit 7							bit 0

Legend:										
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'							
u = Bit is ur	nchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is s	et	'0' = Bit is cleared								
bit 7	OSFIE: Os	scillator Fail Interrupt Enable	bit							
		es the Oscillator Fail interrup les the Oscillator Fail interrup								
bit 6	C2IE: Con	nparator C2 Interrupt Enable	bit							
		es the Comparator C2 interrules the Comparator C2 interr	•							
bit 5	C1IE: Con	C1IE: Comparator C1 Interrupt Enable bit								
		es the Comparator C1 interrules the Comparator C1 interrules the Comparator C1 interr								
bit 4	EEIE: EEF	ROM Write Completion Inter	rrupt Enable bit							
		es the EEPROM write compl les the EEPROM write comp	•							
bit 3	BCL1IE: N	ISSP Bus Collision Interrupt	Enable bit							
 1 = Enables the MSSP bus collision interrupt 0 = Disables the MSSP bus collision interrupt 										
bit 2-1	Unimplem	nented: Read as '0'								
bit 0	CCP2IE: (CCP2 Interrupt Enable bit								
	1 = Enabl	es the CCP2 interrupt								
	0 = Disab	les the CCP2 interrupt								

9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 7.10 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

9.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.
- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared.

19.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 21.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

19.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 19-2) and the Timer1 Block Diagram (Figure 21-1) for more information.

19.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note:	Although a comparator is disabled, an
	interrupt can be generated by changing
	the output polarity with the CxPOL bit of
	the CMxCON0 register, or by switching
	the comparator on or off with the CxON bit
	of the CMxCON0 register.

19.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC_output
- FVR Buffer2
- Vss (Ground)

See **Section 14.0** "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

19.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note: To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

19.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 30.0 "Electrical Specifications"** for more details.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	171
CM1CON1	C1NTP	C1INTN	C1PCH1	C1PCH0	—	_	C1NCI	H<1:0>	172
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2SP	C2HYS	C2SYNC	171
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	_		C2NCI	H<1:0>	172
CMOUT	_	_	_	_	—	_	MC2OUT	MC1OUT	172
DACCON0	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	_	DACNSS	160
DACCON1	_	_	_		DACR<4:0>				
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVR<1:0>		142
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	124
INLVLC	INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	135
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	87
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	_	CCP2IE	89
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	_	CCP2IF	93
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	133
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	133
TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	122
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	133

Legend: — Unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PIC16(L)F1829 only.

23.0 DATA SIGNAL MODULATOR

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal. Using this method, the DSM can generate the following types of Key Modulation schemes:


- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 23-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.





24.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PRx register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2/4/6:
 - •Select the Timer2/4/6 resource to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRS register.
 - •Clear the TMRxIF interrupt flag bit of the PIRx register. See Note below.
 - •Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
 - •Enable the Timer by setting the TMRxON bit of the TxCON register.
- 6. Enable PWM output pin:
 - •Wait until the Timer overflows and the TMRxIF bit of the PIRx register is set. See Note below.
 - •Enable the CCPx pin output driver by clearing the associated TRIS bit.
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

24.3.3 TIMER2/4/6 TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRS register selects which Timer2/4/6 timer is used.

24.3.4 PWM PERIOD

The PWM period is specified by the PRx register of Timer2/4/6. The PWM period can be calculated using the formula of Equation 24-1.

EQUATION 24-1: PWM PERIOD

 $PWM Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$ (TMRx Prescale Value)

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timer postscaler (see Section 22.1 "Timer2/4/6 Operation") is not used in the determination of the PWM frequency.

24.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 24-2 is used to calculate the PWM pulse width.

Equation 24-3 is used to calculate the PWM duty cycle ratio.

EQUATION 24-2: PULSE WIDTH

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (TMRx Prescale Value)

EQUATION 24-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx+1)}$$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2/4/6 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 24-4).

24.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE

In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 24-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 24-4) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

FIGURE 24-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 24-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



24.5 CCP Control Registers

REGISTER 24-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0								
	M<1:0> (1)	DCxB	<1:0>		CCPxN	/<3:0>									
bit 7							bit (
Legend:															
R = Readable	e bit	W = Writable bit		U = Unimpleme	ented bit, read as	·'O'									
u = Bit is unc	hanged	x = Bit is unknow	wn	•	POR and BOR/V		Reset								
'1' = Bit is set	t	'0' = Bit is cleare													
bit 7-6	PxM<1:0>: E	PxM<1:0>: Enhanced PWM Output Configuration bits ⁽¹⁾													
	<u>Capture mode</u> Unused	Capture mode: Unused													
	<u>Compare moo</u> Unused														
	If CCPxM<3:2	<u> </u>													
		gned as Capture/C	Compare input	PxB, PxC, PxD a	ssigned as port p	pins									
	01 = Full-Brid 10 = Half-Brid	11: 1: Jutput; PxA modulat ge output forward; ge output; PxA, Px ge output reverse;	PxD modulate B modulated w	d; PxA active; PxE /ith dead-band con	3, PxC inactive trol; PxC, PxD as	ssigned as port p	ins								
bit 5-4	DCxB<1:0>:	PWM Duty Cycle L	east Significa.	nt bits											
	<u>Capture mode</u> Unused	Capture mode: Unused													
	Compare mod	Compare mode:													
	Unused														
	<u>PWM mode:</u>				Cha and found in										
bit 3-0	These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.														
bit 5-0	CCPxM<3:0>: ECCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets ECCPx module)														
	•	0000 = Capture/Compare/PWM off (resets ECCPx module) 0001 = Reserved													
		0010 = Compare mode: toggle output on match													
	0011 = Rese	0011 = Reserved													
	0100 = Capt u	ure mode: every fa	lling edge												
	•	0101 = Capture mode: every rising edge													
		0110 = Capture mode: every 4th rising edge													
		0111 = Capture mode: every 16th rising edge													
		pare mode: initializ	•	•	• •	,									
		pare mode: initializ		0 /	•	()									
		pare mode: Special			•		conversion								
	if A/D	module is enabled	d) ⁽¹⁾												
	CCP Modules														
		11xx = PWM mode ECCP Modules only:													
		I mode: PxA, PxC	active-high; P	kB, PxD active-hio	h										
		I mode: PxA, PxC	•												
		I mode: PxA, PxC			I										
	1111 = PWN	I mode: PxA, PxC	active-low; Px	B, PxD active-low											

Note 1: These bits are not implemented on CCP<5:4>.

25.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 25-33).
- b) SCLx is sampled low before SDAx is asserted low (Figure 25-34).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 25-33).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 25-35). If, however, a '1' is sampled on the

SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






TABLE 26-3: BAUD RATE FORMULAS

C	Configuration Bits SYNC BRG16 BRGH			Baud Rate Formula		
SYNC			BRG/EUSART Mode	Baud Rate Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]		
0	1	1	16-bit/Asynchronous			
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1 1 x		16-bit/Synchronous			

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair.

TABLE 26-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page				
BAUDCON	ABDOVF RCIDL - SCKP BRG16 - WUE ABDEN												
RCSTA	SPEN RX9 SREN CREN ADDEN FERR OERR RX9D								291				
SPBRGL		SPBRG<7:0>											
SPBRGH	SPBRG<15:8>												
TXSTA	CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D								290				

Legend: — Unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

28.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16(L)F1825/9 devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 7.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

28.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6 connector) configuration. See Figure 28-2.

FIGURE 28-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 28-3.

FIGURE 28-3: PICkit[™] STYLE CONNECTOR INTERFACE






TABLE 30-15:	SPI MODE REQUIREMENTS
--------------	-----------------------

Param No.	Symbol	Characteristic	Min.	Тур†	Max.	Units	Conditions	
SP70*	TssL2scH, TssL2scL	SSx↓ to SCKx↓ or SCKx↑ input	2.25 TCY		—	ns		
SP71*	TscH	SCKx input high time (Slave mo	de)	Tcy + 20	_	—	ns	
SP72*	TscL	SCKx input low time (Slave mod	e)	Tcy + 20	_	—	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to	100		—	ns		
SP74*	TscH2diL, TscL2diL	Hold time of SDIx data input to SCKx edge		100		—	ns	
SP75* TDOR	TDOR	DR SDOx data output rise time	3.0-5.5V	—	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP76*	TDOF	SDOx data output fall time		_	10	25	ns	
SP77*	TssH2doZ	SSx↑ to SDOx output high-impedance		10		50	ns	
SP78* TscR	SCKx output rise time	3.0-5.5V	_	10	25	ns		
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCKx output fall time (Master me	_	10	25	ns		
	TscH2doV,		3.0-5.5V	_		50	ns	
	TscL2doV		1.8-5.5V	_		145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCKx edge		Тсу		_	ns	
SP82*	TssL2doV	SDOx data output valid after SS	_	_	50	ns		
SP83*	TscH2ssH, TscL2ssH	SSx ↑ after SCKx edge		1.5Tcy + 40		—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

*

TABLE 30-21: DC CHARACTERISTICS FOR IPD SPECIFICATIONS FOR PIC16F1825/9-H (High Temp.)

PIC16F1825/9		Standard Operating Conditions: (unless otherwise stated) Operating Temperature: -40°C \leq TA \leq +150°C for High Temperature						
Param	Device Characteristics	Min.	Тур.	Max.	Units	Condition		
No.						Vdd	Note	
	Power-Down Base Currer	nt (IPD) ⁽²⁾						
		—	0.05	12	μA	2.0		
D020E		—	0.15	13	μA	3.0	IPD Base	
		—	0.35	14	μA	5.0		
		—	0.5	20	μA	2.0		
D021E		—	2.5	25	μA	3.0	WDT Current	
		—	9.5	36	μA	5.0		
D022E		—	5.0	28	μA	3.0	BOR Current	
		—	6.0	36	μA	5.0	BOR Current	
D023E		—	105	195	μA	2.0		
		—	110	210	μA	3.0	 IPD Current (both comparators enabled) 	
		—	116	220	μA	5.0		
		—	50	105	μA	2.0		
		—	55	110	μA	3.0	 IPD Current (one comparator enabled) 	
		—	60	125	μA	5.0		
		—	30	58	μA	2.0		
D024E		—	45	85	μA	3.0	IPD (CVREF, high range)	
		—	75	142	μA	5.0		
D025E		—	39	76	μA	2.0		
			59	114	μA	3.0	IPD (CVREF, low range)	
		—	98	190	μA	5.0		
D026E		—	5.5	30	μA	2.0		
			7.0	35	μA	3.0	IPD (T1 OSC, 32 kHz)	
		_	8.5	45	μA	5.0		
D027E			0.2	12	μA	3.0	- IPD (ADC on, not converting)	
		_	0.3	15	μA	5.0		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rage, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: A/D oscillator source is FRC.







FIGURE 31-57: COMPARATOR RESPONSE TIME OVER TEMPERATURE, NORMAL-POWER MODE (CxSP = 1)



APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (08/2010)

Original release.

Revision B (05/2011)

Revised Electrical Specifications.

Revision C (06/2012)

Updated the Family Types table; Updated Figures 1, 2 and 3; Updated Table 3-3; Changed all instances of SDO into SDO1, SDOSEL into SDO1SEL and SSSEL into SS1SEL; Added PIR3, PIR4, PIE3 and PIE4 to Table 3-3; Updated Register 4-2; Updated Sections 5.2.2.5 and 5.5.3; Added Note 1 to Table 11-3; Updated Figure 13-1 and Equation 16-1; Updated Section 19.9; Added charts to the DC and AC Characteristics Graphs section; Revised the Electrical Specifications section; Updated the Packaging Information section; Updated the Product Identification System section; Other minor corrections.

Revision D (05/2014)

Added new UQFN packages: 16-Lead, UQFN, 4x4x0.5, (JQ) and 20-Lead, UQFN, 4x4x0.5, (GZ) packages. Minor corrections.

Revision E (4/2015)

Added Section 30.9: High Temperature Operation in the Electrical Specifications section.

APPENDIX B: MIGRATING FROM OTHER PIC[®] DEVICES

This shows a comparison of features in the migration from the PIC16F648 device to the PIC16(L)F1825/9 family of devices.

This section provides comparisons when migrating from other similar PIC^{\circledast} devices to the PIC16(L)F1825/9 family of devices.

B.1 PIC16F648A to PIC16F1825/9

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F648A	PIC16F1825/9			
Max. Operating Speed	20 MHz	32 MHz			
Max. Program Memory (Words)	4K	8K			
Max. SRAM (Bytes)	256	1024			
Max. EEPROM (Bytes)	256	256			
A/D Resolution	10-bit	10-bit			
Timers (8/16-bit)	2/1	4/1			
Brown-out Reset	Y	Y			
Internal Pull-ups	RB<7:0>	PIC16F1825: RA<5:0>, RC<5:0> PIC16F1829: RA<5:0>, RB<7:4>, RC<7:0>			
Interrupt-on-change	RB<7:4>	PIC16F1825: RA<5:0>, Edge Selectable PIC16F1829: RA<5:0>, RB<7:4>, Edge Selectable			
Comparator	2	2			
AUSART/EUSART	1/0	0/1			
Extended WDT	N	Y			
Software Control Option of WDT/BOR	N	Y			
INTOSC Frequencies	48 kHz or 4 MHz	31 kHz - 32 MHz			
Clock Switching	Y	Y			
Capacitive Sensing	N	Y			
CCP/ECCP	2/0	2/2			
Enhanced PIC16 CPU	N	Y			
MSSPx/SSPx	0	2/0			
Reference Clock	N	Y			
Data Signal Modulator	N	Y			
SR Latch	N	Y			
Voltage Reference	N	Y			
DAC	Y	Y			