

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	11
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1825t-i-st

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function Input Type Type			Description
RA0/AN0/CPS0/C1IN+/VREF-/	RA0	TTL	CMOS	General purpose I/O.
DACOUT/TX <sup>(1)</sup> /CK <sup>(1)</sup> /	AN0	AN	—	A/D Channel 0 input.
ICSPDAT/ICDDAT	CPS0	AN	_	Capacitive sensing input 0.
	C1IN+	C1IN+ AN — Comparator C1 positive input.		Comparator C1 positive input.
	VREF-	VREF- AN — A/D and DAC Negative Voltage Reference		A/D and DAC Negative Voltage Reference input.
	DACOUT	_	AN	Digital-to-Analog Converter output.
	TX	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	CMOS	In-Circuit Data I/O.
RA1/AN1/CPS1/C12IN0-/VREF+/	RA1	TTL	CMOS	General purpose I/O.
SRI/RX <sup>(1)</sup> /DT <sup>(1)</sup> /ICSPCLK/	AN1	AN	—	A/D Channel 1 input.
CDCLK	CPS1	AN	_	Capacitive sensing input 1.
	C12IN0-	AN	—	Comparator C1 or C2 negative input.
	VREF+	AN	—	A/D and DAC Positive Voltage Reference input.
	SRI	ST	—	SR Latch input.
	RX	ST	—	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	ICSPCLK	ST	—	Serial Programming Clock.
	ICDCLK	ST	—	In-Circuit Debug Clock.
RA2/AN2/CPS2/T0CKI/INT/	RA2	ST	CMOS	General purpose I/O.
C1OUT/SRQ/CCP3/FLT0	AN2	AN	—	A/D Channel 2 input.
	CPS2	AN	—	Capacitive sensing input 2.
	TOCKI	ST	_	Timer0 clock input.
	INT	ST	_	External interrupt.
	C10UT		CMOS	Comparator C1 output.
	SRQ		CMOS	SR Latch non-inverting output.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
RA3/SS1 <sup>(1)</sup> /T1G <sup>(1)</sup> /VPP/MCLR	RA3	TTL		General purpose input.
	SS1	ST	—	Slave Select input.
	T1G	ST	—	Timer1 Gate input.
	VPP	ΗV	_	Programming voltage.
	MCLR	ST	_	Master Clear with internal pull-up.

TABLE 1-2: PIC16(L)F1825 PINOUT DESCRIPTION

Legend:AN = Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels $I^2C^{TM}$ = Schmitt Trigger input with  $I^2C$ HV = High VoltageXTAL = CrystalLevels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

## TABLE 3-3: PIC16(L)F1825/9 MEMORY MAP, BANKS 0-7

	BANK 0	010(	BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	] 181h [	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h 086h	FSR0H FSR1L	105h	FSR0H FSR1L	185h	FSR0H FSR1L	205h	FSR0H FSR1L	285h 286h	FSR0H FSR1L	305h	FSR0H FSR1L	385h	FSR0H FSR1L
006h 007h	FSR1L FSR1H	086h 087h	FSR1L FSR1H	106h 107h	FSR1L FSR1H	186h 187h	FSR1L FSR1H	206h 207h	FSR1L FSR1H	286n 287h	FSR1L FSR1H	306h 307h	FSR1L FSR1H	386h 387h	FSR1L FSR1H
007h 008h	BSR	088h	BSR	10711 108h	BSR	188h	BSR	20711 208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	_	30Ch	_	38Ch	INLVLA
00Dh	PORTB <sup>(1)</sup>	08Dh	TRISB <sup>(1)</sup>	10Dh	LATB <sup>(1)</sup>	18Dh	ANSELB <sup>(1)</sup>	20Dh	WPUB <sup>(1)</sup>	28Dh		30Dh	—	38Dh	INLVLB <sup>(1)</sup>
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	ANSELC	20Eh	WPUC	28Eh	-	30Eh	—	38Eh	INLVLC
00Fh	—	08Fh	—	10Fh	_	18Fh	_	20Fh	_	28Fh	_	30Fh	_	38Fh	_
010h	_	090h	—	110h	—	190h	_	210h	_	290h	—	310h		390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	CCPR3L	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	CCPR3H	392h	IOCAN
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	EEDATL	213h	SSP1MSK	293h	CCP1CON	313h	CCP3CON	393h	IOCAF
014h	PIR4 <sup>(1)</sup>	094h	PIE4 <sup>(1)</sup>	114h	CM2CON1	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	_	394h	IOCBP <sup>(1)</sup>
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	EECON1	215h	SSP1CON1	295h	CCP1AS	315h	_	395h	IOCBN <sup>(1)</sup>
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	_	396h	IOCBF <sup>(1)</sup>
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	_	217h	SSP1CON3	297h	—	317h	—	397h	_
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h	—	218h	_	298h	CCPR2L	318h	CCPR4L	398h	_
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h	SSP2BUF <sup>(1)</sup>	299h	CCPR2H	319h	CCPR4H	399h	_
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TXREG	21Ah	SSP2ADD <sup>(1)</sup>	29Ah	CCP2CON	31Ah	CCP4CON	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	SSP2MSK <sup>(1)</sup>	29Bh	PWM2CON	31Bh	_	39Bh	_
01Ch	T2CON	09Ch	ADRESH	11Ch	—	19Ch	SPBRGH	21Ch	SSP2STAT <sup>(1)</sup>	29Ch	CCP2AS	31Ch	—	39Ch	MDCON
01Dh	_	09Dh	ADCON0	11Dh	APFCON0	19Dh	RCSTA	21Dh	SSP2CON1 <sup>(1)</sup>	29Dh	PSTR2CON	31Dh	—	39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	APFCON1	19Eh	TXSTA	21Eh	SSP2CON2 <sup>(1)</sup>	29Eh	CCPTMRS	31Eh	—	39Eh	MDCARL
01Fh	CPSCON1	09Fh	—	11Fh	_	19Fh	BAUDCON	21Fh	SSP2CON3 <sup>(1)</sup>	29Fh	_	31Fh	_	39Fh	MDCARH
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
	General		General		General		General		General		General		General		General
	Purpose		Purpose		Purpose		Purpose		Purpose		Purpose		Purpose		Purpose
	Register		Register		Register		Register		Register		Register		Register		Register
	96 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes
06Fh		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h		0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
	Common RAM		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
07Fh		0FFh	/011 – /FII	17Fh	/ UII – / FII	1FFh	/011 - / FII	27Fh	/011 – / FII	2FFh	-	37Fh	/011 – / F11	3FFh	/011-/F11
07FN		UFFN		l ı⁄⊢u l		liteu		_ ∠/⊦n [		ZEEN		37FN		3FFN	

Legend: = Unimplemented data memory locations, read as '0'

Note 1: Available only on PIC16(L)F1829.

# PIC16(L)F1825/9

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets		
Bank 2													
100h <sup>(1)</sup>	INDF0	Addressing the Addres	XXXX XXXX	XXXX XXXX									
101h <sup>(1)</sup>	INDF1	Addressing the Addres	XXXX XXXX	XXXX XXXX									
102h <sup>(1)</sup>	PCL	Program Cou	Program Counter (PC) Least Significant Byte										
103h <sup>(1)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu		
104h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•	•	•	0000 0000	uuuu uuuu		
105h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000		
106h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu		
107h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000		
108h <sup>(1)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000		
109h <sup>(1)</sup>	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu		
10Ah <sup>(1)</sup>	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter										
10Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000		
10Ch	LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu		
10Dh	LATB <sup>(2)</sup>	LATB7	LATB6	LATB5	LATB4	—	_	_	_	xxxx	xxxx		
10Eh	LATC	LATC7 <sup>(2)</sup>	LATC6 <sup>(2)</sup>	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	uuuu uuuu		
10Fh	—	Unimplement	ted							_	_		
110h	—	Unimplement	ted							_	_		
111h	CM1CON0	C10N	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100		
112h	CM1CON1	C1INTP	C1INTN	C1PCH	H<1:0>	_	_	C1NCH1	C1NCH0	00000	00000		
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100		
114h	CM2CON1	C2INTP	C2INTN	C2PCH	H<1:0>	_	_	C2NCH	H<1:0>	000000	000000		
115h	CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	00	00		
116h	BORCON	SBOREN	_	_	_	_	_	_	BORRDY	1 q	uu		
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVF	R<1:0>	0q00 0000	0q00 0000		
118h	DACCON0	DACEN	DACLPS	DACOE	—	DACPS	S<1:0>	_	DACNSS	000- 00-0	000- 00-0		
119h	DACCON1	_	_	_			DACR<4:0>			0 0000	0 0000		
11Ah	SRCON0	SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000		
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E <sup>(2)</sup>	SRSC1E	SRRPE	SRRCKE	SRRC2E <sup>(2)</sup>	SRRC1E	0000 0000	0000 0000		
11Ch	—	Unimplement	ted							_	_		
11Dh	APFCON0	RXDTSEL	SDO1SEL <sup>(3)</sup>	SS1SEL <sup>(3)</sup>		T1GSEL	TXCKSEL		—	000- 0000	000- 0000		
11Eh	APFCON1	_	_	SDO2SEL <sup>(2)</sup>	SS2SEL <sup>(2)</sup>	P1DSEL	P1CSEL	P2BSEL	CCP2SEL	00 0000	00 0000		
11Fh	—	Unimplement	ted							_			

## TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:legend: Legend: Legend: u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.$ 

**Note** 1: These registers can be addressed from any bank.

2: PIC16(L)F1829 only.

**3:** PIC16(L)F1825 only.

4: Unimplemented, read as '1'.

© 2010-2015 Microchip Technology Inc.

## 5.2.2.7 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 30.0** "**Electrical Specifications**"

#### EXAMPLE 11-2: DATA EEPROM WRITE

	BANKSEL MOVLW MOVWF MOVWF BCF BCF BSF	EEADRL DATA_EE_ EEDATL EECON1, EECON1,	DATA CFGS EEPGD	;Data Memory Address to write ; ;Data Memory Value to write
Required Sequence	BCF MOVLW MOVWF MOVWF BSF BSF BCF BTFSC GOTO	55h EECON2 0AAh EECON2 EECON1, INTCON,	WR GIE WREN	;Disable writes



	Q1 Q2 Q3 Q4
Flash ADDR	I         I
Flash Data	INSTR (PC) INSTR (PC + 1) EEDATH,EEDATL INSTR (PC + 3) INSTR (PC + 4)
	INSTR(PC - 1)       BSF EECON1,RD       INSTR(PC + 1)       Forced NOP       INSTR(PC + 3)       INSTR(PC + 4)         executed here       executed here       executed here       executed here       executed here
RD bit	
EEDATH EEDATL Register	
EERHLT	

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x		
	_	RA5	RA4	RA3	RA2	RA1	RA0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is s	set	'0' = Bit is clea	ared						
bit 7-6	Unimplomon	ted: Read as '	0'						
Dit 7-0	•								
bit 5-0	<b>RA&lt;5:0&gt;</b> : PO 1 = Port pin is 0 = Port pin is		bits <sup>(1)</sup>						

## REGISTER 12-3: PORTA: PORTA REGISTER

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

## REGISTER 12-4: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>TRISA&lt;5:4&gt;:</b> PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	<b>TRISA3:</b> RA3 Port Tri-State Control bit This bit is always '1' as RA3 is an input only
bit 2-0	<b>TRISA&lt;2:0&gt;:</b> PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

## 16.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - Select ADC input channel
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

**Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 16.3 "A/D Acquisition Requirements".

## EXAMPLE 16-1: A/D CONVERSION

;This code block configures the ADC
;for polling, Vdd and Vss references, Frc
;clock and ANO input.
;

;Conversion start & polling for completion ; are included.

;		
BANKSEL	ADCON1	;
MOVLW	B'11110000'	;Right justify, Frc
		;clock
MOVWF	ADCON1	;Vdd and Vss Vref
BANKSEL	TRISA	;
BSF	TRISA,0	;Set RAO to input
BANKSEL	ANSEL	;
BSF	ANSEL,0	;Set RAO to analog
BANKSEL	ADCON0	;
MOVLW	B'0000001'	;Select channel ANO
MOVWF	ADCON0	;Turn ADC On
CALL	SampleTime	;Acquisiton delay
BSF	adcon0 , adgo	;Start conversion
BTFSC	ADCON0, ADGO	;Is conversion done?
GOTO	\$-1	;No, test again
BANKSEL	ADRESH	;
MOVF	ADRESH,W	;Read upper 2 bits
MOVWF	RESULTHI	;store in GPR space
BANKSEL	ADRESL	;
MOVF	ADRESL,W	;Read lower 8 bits
MOVWF	RESULTLO	;Store in GPR space

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

## TABLE 18-1: SRCLK FREQUENCY TABLE

## REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN	SRCLK<2:0>			SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

t W = Writable bit nged x = Bit is unknown '0' = Bit is cleared SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled SRCLK<2:0>: SR Latch Clock Divider b 000 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 102 = Generates a 1 Fosc wide pulse e 103 = Generates a 1 Fosc wide pulse e 104 = Generates a 1 Fosc wide pulse e 105 = Generates a 1 Fosc wide pulse e 106 = Generates a 1 Fosc wide pulse e 107 = Generates a 1 Fosc wide pulse e 108 = Generates a 1 Fosc wide pulse e 109 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wid	every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
'0' = Bit is cleared SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled SRCLK<2:0>: SR Latch Clock Divider b 000 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e	S = Bit is set only its very 4th Fosc cycle clock very 8th Fosc cycle clock very 16th Fosc cycle clock very 32nd Fosc cycle clock very 64th Fosc cycle clock very 128th Fosc cycle clock
<ul> <li>SRLEN: SR Latch Enable bit</li> <li>1 = SR latch is enabled</li> <li>0 = SR latch is disabled</li> <li>SRCLK&lt;2:0&gt;: SR Latch Clock Divider b</li> <li>000 = Generates a 1 Fosc wide pulse e</li> <li>001 = Generates a 1 Fosc wide pulse e</li> <li>010 = Generates a 1 Fosc wide pulse e</li> <li>011 = Generates a 1 Fosc wide pulse e</li> <li>100 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> </ul>	oits every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
<ul> <li>1 = SR latch is enabled</li> <li>0 = SR latch is disabled</li> <li>SRCLK&lt;2:0&gt;: SR Latch Clock Divider b</li> <li>000 = Generates a 1 Fosc wide pulse e</li> <li>001 = Generates a 1 Fosc wide pulse e</li> <li>010 = Generates a 1 Fosc wide pulse e</li> <li>011 = Generates a 1 Fosc wide pulse e</li> <li>100 = Generates a 1 Fosc wide pulse e</li> <li>100 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> <li>101 = Generates a 1 Fosc wide pulse e</li> </ul>	every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
000 = Generates a 1 Fosc wide pulse e 001 = Generates a 1 Fosc wide pulse e 010 = Generates a 1 Fosc wide pulse e 011 = Generates a 1 Fosc wide pulse e 100 = Generates a 1 Fosc wide pulse e 101 = Generates a 1 Fosc wide pulse e 110 = Generates a 1 Fosc wide pulse e	every 4th Fosc cycle clock every 8th Fosc cycle clock every 16th Fosc cycle clock every 32nd Fosc cycle clock every 64th Fosc cycle clock every 128th Fosc cycle clock
TTT - Oenerates a 11 OSC wide puise e	very 512th Fosc cycle clock
SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR latch is disabled	
<b>SRNQEN:</b> SR Latch $\overline{Q}$ Output Enable b <u>If SRLEN = 1</u> : 1 = $\overline{Q}$ is present on the SRnQ pin 0 = External $\overline{Q}$ output is disabled <u>If SRLEN = 0</u> : SR latch is disabled	it
<ul> <li>SRPS: Pulse Set Input of the SR Latch</li> <li>1 = Pulse set input for 1 Q-clock period</li> <li>0 = No effect on set input.</li> </ul>	
<ul> <li>SRPR: Pulse Reset Input of the SR Late</li> <li>1 = Pulse Reset input for 1 Q-clock per</li> <li>0 = No effect on Reset input.</li> </ul>	
	<ul> <li>0 = External Q output is disabled</li> <li><u>f SRLEN = 0</u>:</li> <li>SR latch is disabled</li> <li><b>SRNQEN:</b> SR Latch Q Output Enable b</li> <li><u>f SRLEN = 1</u>:</li> <li>1 = Q is present on the SRnQ pin</li> <li>0 = External Q output is disabled</li> <li><u>f SRLEN = 0</u>:</li> <li>SR latch is disabled</li> <li><b>SRPS:</b> Pulse Set Input of the SR Latch</li> <li>1 = Pulse set input for 1 Q-clock period</li> <li>0 = No effect on set input.</li> <li><b>SRPR:</b> Pulse Reset Input of the SR Latch</li> <li>1 = Pulse Reset Input of the SR Latch</li> </ul>

## 20.2 Option and Timer0 Control Register

## REGISTER 20-1: OPTION\_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>			
bit 7	÷	÷		÷			bit (		
Legend:									
R = Readable	bit	W = Writable bit x = Bit is unknown		U = Unimplem	nented bit, read	as '0'			
u = Bit is unch	nanged			-n/n = Value a	t POR and BOR	Value at all oth	er Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7		ak Pull-up Enabl	o hit						
		pull-ups are disa		ICLR if it is ena	bled)				
		ll-ups are enable	· ·		,				
bit 6	INTEDG: Inte	errupt Edge Sele	ct bit						
		= Interrupt on rising edge of INT pin							
	0 = Interrupt	on falling edge o	f INT pin						
bit 5	TMR0CS: Tir	: Timer0 Clock Source Select bit							
	1 = Transition on T0CKI pin								
	0 = Internal ir	nstruction cycle of	clock (Fosc/4)						
bit 4		MR0SE: Timer0 Source Edge Select bit							
	<ul> <li>1 = Increment on high-to-low transition on T0CKI pin</li> <li>0 = Increment on low-to-high transition on T0CKI pin</li> </ul>								
		•							
bit 3		ler Assignment b							
		<ol> <li>Prescaler is not assigned to the Timer0 module</li> <li>Prescaler is assigned to the Timer0 module</li> </ol>							
bit 2-0		escaler Rate Sel							
	Bit	Value Timer0	Rate						
		000 1:2							
		001 1:4							
		010 1:8							
		011 1:1 100 1:3							
		100 1:3 101 1:6							
		110 <b>1</b> :1							
		111 1:2							

## TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	CPSRM	_	_	CPSRN	G<1:0>	CPSOUT	T0xCS	315
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVF	२<1:0>	142
INLVLA	_		INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	124
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	87
OPTION_REG	WPUEN         INTEDG         TMR0CS         TMR0SE         PSA         PS<2:0>					176			
TMR0	Timer0 Module Register						174*		
TRISA	_		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	122

Legend: — Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

## 24.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 24-3 shows a typical waveform of the PWM signal.

## 24.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP modules ECCP1, ECCP2, CCP3 and CCP4.


The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- CCPRxL registers
- · CCPxCON registers

Figure 24-4 shows a simplified block diagram of PWM operation.


- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.


#### FIGURE 24-3: CCP PWM OUTPUT SIGNAL






SIMPLIFIED PWM BLOCK DIAGRAM





PIC16(L)F1825/9



R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0		
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7		·					bit C		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
u = Bit is unch	anged	x = Bit is unknown '0' = Bit is cleared		-n/n = Value a	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set				HC = Cleared	d by hardware	S = User set			
bit 7		eral Call Enable	•	• •					
		iterrupt when a call address dis	•	ddress (0x00 d	or 00h) is receiv	ed in the SSP	SR		
bit 6		cknowledge St		mode only)					
		edge was not re							
bit 5		edge was recei nowledge Data							
DIL 5	In Receive m	0		ue offiy)					
		ute. Itted when the user initiates an Acknowledge sequence at the end of a receive							
	1 = Not Ackn								
	0 = Acknowledge								
bit 4			uence Enable	bit (in I <sup>2</sup> C Mas	ter mode only)				
	In Master Receive mode:								
			cknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bit. ally cleared by hardware.						
		edge sequence							
bit 3		ive Enable bit (		mode only)					
	1 = Enables I	Receive mode	for I <sup>2</sup> C	• /					
	0 = Receive I								
bit 2	-	ondition Enable	e bit (in I <sup>2</sup> C Ma	ster mode only	y)				
	SCKx Releas								
	1 = Initiate St 0 = Stop cond	•	n SDAx and St	JLX pins. Auto	matically cleare	d by hardware			
bit 1				-	ster mode only)				
		Repeated Start d Start condition		DAx and SCL>	c pins. Automati	cally cleared by	y hardware.		
bit 0	SEN: Start C	ondition Enable	e/Stretch Enab	le bit					
		n Master mode:							
	1 = Initiate St 0 = Start con		n SDAx and S	CLx pins. Auto	matically cleare	d by hardware			
	In Slave mod								
		etching is enab etching is disat		ave transmit ar	nd slave receive	e (stretch enabl	ed)		
Note 1: For	bits ACKEN F	RCEN PEN R	SEN SEN If t	he l <sup>2</sup> C module	is not in the Idl	e mode this bi	t may not be		

#### **REGISTER 25-3:** SSPxCON2: SSPx CONTROL REGISTER 2

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

## 26.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.


Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

## 26.1.1.6 Transmitting 9-bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 26.1.2.7** "Address **Detection**" for more information on the address mode.

- 26.1.1.7 Asynchronous Transmission Setup:
- 1. Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)".
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.



#### FIGURE 26-3: ASYNCHRONOUS TRANSMISSION

RETFIE	Return from Interrupt					
Syntax:	[label] RETFIE					
Operands:	None					
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$					
Status Affected:	None					
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.					
Words:	1					
Cycles:	2					
Example:	RETFIE					
	After Interrupt PC = TOS GIE = 1					

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \to PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.

RETLW	Return with literal in W				
Syntax:	[ <i>label</i> ] RETLW k	RLF	Rotate Left f through Carry		
Operands:	$0 \le k \le 255$	Syntax:	[ <i>label</i> ] RLF f,d		
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Status Affected:	None	Operation:	See description below		
Description:	The W register is loaded with the 8-bit	Status Affected:	С		
Description.	literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is		
Words:	1		stored back in register 'f'.		
Cycles:	2		← C ← Register f ←		
Example:	CALL TABLE;W contains table	Words:	1		
	<pre>;offset value , W now has table value</pre>	Cycles:	1		
TABLE	•	Example:	RLF REG1,0		
	• ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • • RETLW kn ; End of table		Before Instruction       REG1       =       1110       0110         C       =       0       0         After Instruction       REG1       =       1110       0110         W       =       1100       1100       0         C       =       1       0       0		
	Before Instruction W = 0x07 After Instruction W = value of k8				

# 30.0 ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C						
Storage temperature	65°C to +150°C						
Voltage on VDD with respect to Vss, PIC16F1825/9	0.3V to +6.5V						
Voltage on VDD with respect to Vss, PIC16LF1825/9	0.3V to +4.0V						
Voltage on MCLR with respect to Vss	0.3V to +9.0V						
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)						
Total power dissipation <sup>(1)</sup>	800 mW						
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	85 mA						
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +125°C for extended	35 mA						
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	80 mA						
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +125°C for extended	30 mA						
Clamp current, Iк (VPIN < 0 or VPIN > VDD)	± 20 mA						
Maximum output current sunk by any I/O pin	25 mA						
Maximum output current sourced by any I/O pin							
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + $\Sigma$ {(VDD $-$ VOH) x IOH} + $\Sigma$ (VOI x IOL).							

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

## 30.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

2. 1000		-	
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDIx	SC	SCKx
do	SDO1	SS	SS
dt	Data in	t0	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 30-5: LOAD CONDITIONS




FIGURE 31-33: IPD, CAPACITIVE SENSING (CPS) MODULE, MEDIUM-CURRENT RANGE, CPSRM = 0, PIC16LF1825/9 ONLY





FIGURE 31-34: IPD, CAPACITIVE SENSING (CPS) MODULE, MEDIUM-CURRENT RANGE, CPSRM = 0, PIC16F1825/9 ONLY



# PIC16(L)F1825/9

#### FIGURE 31-35: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE, CPSRM = 0, PIC16LF1825/9 ONLY







FIGURE 31-36: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE, CPSRM = 0, PIC16F1825/9 ONLY



## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-087C Sheet 1 of 2