



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	16MHz
Connectivity	LINbusSCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	15
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SO
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/st7flite39m3tr">https://www.e-xfl.com/product-detail/stmicroelectronics/st7flite39m3tr</a>

---

# Table of Contents

---

9.5	ACTIVE-HALT MODE .....	42
9.6	AUTO WAKE UP FROM HALT MODE .....	43
<b>10</b>	<b>I/O PORTS .....</b>	<b>47</b>
10.1	INTRODUCTION .....	47
10.2	FUNCTIONAL DESCRIPTION .....	47
10.3	I/O PORT IMPLEMENTATION .....	50
10.4	UNUSED I/O PINS .....	50
10.5	LOW POWER MODES .....	50
10.6	INTERRUPTS .....	50
<b>11</b>	<b>ON-CHIP PERIPHERALS .....</b>	<b>52</b>
11.1	WATCHDOG TIMER (WDG) .....	52
11.2	DUAL 12-BIT AUTORELOAD TIMER 3 (AT3) .....	56
11.3	LITE TIMER 2 (LT2) .....	73
11.4	SERIAL PERIPHERAL INTERFACE (SPI) .....	78
11.5	LINSICI SERIAL COMMUNICATION INTERFACE (LIN MASTER/SLAVE) .....	90
11.6	10-BIT A/D CONVERTER (ADC) .....	121
<b>12</b>	<b>INSTRUCTION SET .....</b>	<b>125</b>
12.1	ST7 ADDRESSING MODES .....	125
12.2	INSTRUCTION GROUPS .....	128
<b>13</b>	<b>ELECTRICAL CHARACTERISTICS .....</b>	<b>131</b>
13.1	PARAMETER CONDITIONS .....	131
13.2	ABSOLUTE MAXIMUM RATINGS .....	132
13.3	OPERATING CONDITIONS .....	133
13.4	SUPPLY CURRENT CHARACTERISTICS .....	140
13.5	CLOCK AND TIMING CHARACTERISTICS .....	143
13.6	MEMORY CHARACTERISTICS .....	145
13.7	EMC (ELECTROMAGNETIC COMPATIBILITY) CHARACTERISTICS .....	146
13.8	I/O PORT PIN CHARACTERISTICS .....	148
13.9	CONTROL PIN CHARACTERISTICS .....	153
13.10	COMMUNICATION INTERFACE CHARACTERISTICS .....	155
13.11	10-BIT ADC CHARACTERISTICS .....	157
<b>14</b>	<b>PACKAGE CHARACTERISTICS .....</b>	<b>159</b>
14.1	PACKAGE MECHANICAL DATA .....	159
14.2	THERMAL CHARACTERISTICS .....	160
<b>15</b>	<b>DEVICE CONFIGURATION .....</b>	<b>161</b>
15.1	FLASH OPTION BYTES .....	161
15.2	DEVICE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE ....	163
15.3	DEVELOPMENT TOOLS .....	165
15.4	ST7 APPLICATION NOTES .....	166
<b>16</b>	<b>KNOWN LIMITATIONS .....</b>	<b>169</b>
16.1	CLEARING ACTIVE INTERRUPTS OUTSIDE INTERRUPT ROUTINE .....	169

---

## Table of Contents

---

16.2 LINSI LIMITATION .....	169
<b>17 REVISION HISTORY .....</b>	<b>171</b>


To obtain the most recent version of this datasheet,  
please check at [www.st.com](http://www.st.com)

Please also pay special attention to the Section “KNOWN LIMITATIONS” on page 169.

Table 3. Hardware Register Map

Address	Block	Register Label	Register Name	Reset Status	Remarks
0000h 0001h 0002h	Port A	PADR PADDDR PAOR	Port A Data Register Port A Data Direction Register Port A Option Register	FFh <sup>1)</sup> 00h 40h	R/W R/W R/W
0003h 0004h 0005h	Port B	PBDR PBDDR PBOR	Port B Data Register Port B Data Direction Register Port B Option Register	FFh <sup>1)</sup> 00h 00h	R/W R/W R/W <sup>2)</sup>
0006h 0007h	Reserved area (2 bytes)				
0008h 0009h 000Ah 000Bh 000Ch	LITE TIMER 2	LTCSR2 LTARR LTCNTR LTCSR1 LTICR	Lite Timer Control/Status Register 2 Lite Timer Auto-reload Register Lite Timer Counter Register Lite Timer Control/Status Register 1 Lite Timer Input Capture Register	0Fh 00h 00h 0x00 00x0b xxh	R/W R/W Read Only R/W Read Only
000Dh 000Eh 000Fh 0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h	AUTO- RELOAD TIMER 3	ATCSR CNTR1H CNTR1L ATR1H ATR1L PWMCR PWM0CSR PWM1CSR PWM2CSR PWM3CSR DCR0H DCR0L DCR1H DCR1L DCR2H DCR2L DCR3H DCR3L ATICRH ATICRL ATCSR2 BREAKCR ATR2H ATR2L DTGR	Timer Control/Status Register Counter Register 1 High Counter Register 1 Low Auto-Reload Register 1 High Auto-Reload Register 1 Low PWM Output Control Register PWM 0 Control/Status Register PWM 1 Control/Status Register PWM 2 Control/Status Register PWM 3 Control/Status Register PWM 0 Duty Cycle Register High PWM 0 Duty Cycle Register Low PWM 1 Duty Cycle Register High PWM 1 Duty Cycle Register Low PWM 2 Duty Cycle Register High PWM 2 Duty Cycle Register Low PWM 3 Duty Cycle Register High PWM 3 Duty Cycle Register Low Input Capture Register High Input Capture Register Low Timer Control/Status Register 2 Break Control Register Auto-Reload Register 2 High Auto-Reload Register 2 Low Dead Time Generator Register	0x00 0000b 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 03h 00h 00h 00h 00h	R/W Read Only Read Only R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Read Only Read Only R/W R/W R/W R/W R/W
0026h to 002Dh	Reserved area (8 bytes)				
002Eh	WDG	WDGCR	Watchdog Control Register	7Fh	R/W
0002Fh	FLASH	FCSR	Flash Control/Status Register	00h	R/W
00030h	EEPROM	EECSR	Data EEPROM Control/Status Register	00h	R/W

## DATA EEPROM (Cont'd)

Figure 8. Data E<sup>2</sup>PROM Write Operation

**Note:** If a programming cycle is interrupted (by a reset action), the integrity of the data in memory is not guaranteed.

**DATA EEPROM (Cont'd)****5.7 REGISTER DESCRIPTION****EEPROM CONTROL/STATUS REGISTER (EECSR)**

Read/Write

Reset Value: 0000 0000 (00h)

7						0	
0	0	0	0	0	0	E2LAT	E2PGM

Bits 7:2 = Reserved, forced by hardware to 0.

Bit 1 = **E2LAT** *Latch Access Transfer*

This bit is set by software. It is cleared by hardware at the end of the programming cycle. It can only be cleared by software if the E2PGM bit is cleared.

0: Read mode

1: Write mode

Bit 0 = **E2PGM** *Programming control and status*

This bit is set by software to begin the programming cycle. At the end of the programming cycle, this bit is cleared by hardware.

0: Programming finished or not yet started

1: Programming cycle is in progress

**Note:** if the E2PGM bit is cleared during the programming cycle, the memory data is not guaranteed

**Table 4. DATA EEPROM Register Map and Reset Values**

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0030h	EECSR Reset Value	0	0	0	0	0	0	E2LAT 0	E2PGM 0

## 7 SUPPLY, RESET AND CLOCK MANAGEMENT

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components.

### Main features

- Clock Management
  - 1 MHz internal RC oscillator (enabled by option byte, available on ST7LITE35 and ST7LITE39 devices only)
  - 1 to 16 MHz or 32kHz External crystal/ceramic resonator (selected by option byte)
  - External Clock Input (enabled by option byte)
  - PLL for multiplying the frequency by 8 or 4 (enabled by option byte)
- Reset Sequence Manager (RSM)
- System Integrity Management (SI)
  - Main supply Low voltage detection (LVD) with reset generation (enabled by option byte)
  - Auxiliary Voltage detector (AVD) with interrupt capability for monitoring the main supply (enabled by option byte)

### 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT

The device contains an internal RC oscillator with an accuracy of 1% for a given device, temperature and voltage range (4.5V-5.5V). It must be calibrated to obtain the frequency required in the application. This is done by software writing a 8-bit calibration value in the RCCR (RC Control Register) and in the bits [6:5] in the SICSR (SI Control Status Register).

Whenever the microcontroller is reset, the RCCR returns to its default value (FFh), i.e. each time the device is reset, the calibration value must be loaded in the RCCR. Predefined calibration values are stored in EEPROM for 3V and 5V  $V_{DD}$  supply voltages at 25°C, as shown in the following table.

RCCR	Conditions	ST7LITE3 Addresses
RCCR0	$V_{DD}=5V$	DEE0h <sup>1)</sup> (CR[9:2] bits)
RCCR1	$T_A=25^{\circ}C$	DEE1h <sup>1)</sup> (CR[1:0] bits)
RCCR2	$f_{RC}=1MHz$	DEE2h <sup>1)</sup> (CR[9:2] bits)
RCCR3	$V_{DD}=3.3V$	DEE3h <sup>1)</sup> (CR[1:0] bits)
RCCR4	$T_A=25^{\circ}C$	
RCCR5	$f_{RC}=1MHz$	

1. DEE0h, DEE1h, DEE2h and DEE3h addresses are located in a reserved area of non-volatile memory. They are read-only bytes for the applica-

tion code. This area cannot be erased or programmed by any ICC operation.

For compatibility reasons with the SICSR register, CR[1:0] bits are stored in the 5th and 6th position of DEE1 and DEE3 addresses.

### Note:

- In 38-pulse ICC mode, the internal RC oscillator is forced as a clock source, regardless of the selection in the option byte. For ST7LITE30 devices which do not support the internal RC oscillator, the “option byte disabled” mode must be used (35-pulse ICC mode entry, clock provided by the tool).
- See “ELECTRICAL CHARACTERISTICS” on page 131. for more information on the frequency and accuracy of the RC oscillator.
- To improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100nF, between the  $V_{DD}$  and  $V_{SS}$  pins as close as possible to the ST7 device
- These bytes are systematically programmed by ST, including on FASTROM devices. Consequently, customers intending to use FASTROM service must not use these bytes.
- RCCR0 and RCCR1 calibration values will not be erased if the read-out protection bit is reset after it has been set. See “Read out Protection” on page 14.

**Caution:** If the voltage or temperature conditions change in the application, the frequency may need to be recalibrated.

Refer to application note AN1324 for information on how to calibrate the RC frequency using an external reference signal.

### 7.2 PHASE LOCKED LOOP


The PLL can be used to multiply a 1MHz frequency from the RC oscillator or the external clock by 4 or 8 to obtain  $f_{OSC}$  of 4 or 8 MHz. The PLL is enabled and the multiplication factor of 4 or 8 is selected by 2 option bits.

- The x4 PLL is intended for operation with  $V_{DD}$  in the 2.7V to 3.3V range
- The x8 PLL is intended for operation with  $V_{DD}$  in the 3.3V to 5.5V range

Refer to [Section 15.1](#) for the option byte description.

If the PLL is disabled and the RC oscillator is enabled, then  $f_{OSC} = 1MHz$ .

Figure 13. Clock Management Block Diagram





## RESET SEQUENCE MANAGER (Cont'd)

The  $\overline{\text{RESET}}$  pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

### 7.5.3 External Power-On RESET

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until  $V_{DD}$  is over the minimum level specified for the selected  $f_{OSC}$  frequency.

A proper reset signal for a slow rising  $V_{DD}$  supply can generally be provided by an external RC network connected to the  $\overline{\text{RESET}}$  pin.

### 7.5.4 Internal Low Voltage Detector (LVD) RESET

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-On RESET
- Voltage Drop RESET

The device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low when  $V_{DD} < V_{IT+}$  (rising edge) or  $V_{DD} < V_{IT-}$  (falling edge) as shown in Figure 16.


The LVD filters spikes on  $V_{DD}$  larger than  $t_{g(VDD)}$  to avoid parasitic resets.

### 7.5.5 Internal Watchdog RESET

The RESET sequence generated by a internal Watchdog counter overflow is shown in Figure 16.

Starting from the Watchdog counter underflow, the device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low during at least  $t_{w(RSTL)out}$ .

Figure 16. RESET Sequences



**SYSTEM INTEGRITY MANAGEMENT (Cont'd)****7.6.4 Register Description****SYSTEM INTEGRITY (SI) CONTROL/STATUS REGISTER (SICSR)**

Read/Write

Reset Value: 0110 0xx0 (6xh)

7							0
0	CR1	CR0	WDG RF	LOCKED	LVDRF	AVDF	AVDIE

Bit 7 = Reserved, must be kept cleared.

Bits 6:5 = **CR[1:0]** *RC Oscillator Frequency Adjustment bits*

These bits, as well as CR[9:2] bits in the RCCR register must be written immediately after reset to adjust the RC oscillator frequency and to obtain an accuracy of 1%. Refer to [section 7.3 on page 24](#)

Bit 4 = **WDGRF** *Watchdog reset flag*

This bit indicates that the last Reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (by reading SICSR register) or an LVD Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).

Combined with the LVDRF flag information, the flag description is given by the following table.

RESET Sources	LVDRF	WDGRF
External RESET pin	0	0
Watchdog	0	1
LVD	1	X

Bit 3 = **LOCKED** *PLL Locked Flag*

This bit is set by hardware. It is cleared only by a power-on reset. It is set automatically when the PLL reaches its operating frequency.

0: PLL not locked

1: PLL locked

Bit 2 = **LVDRF** *LVD reset flag*

This bit indicates that the last Reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (by reading). When the LVD is disabled by OPTION BYTE, the LVDRF bit value is undefined.

Bit 1 = **AVDF** *Voltage Detector flag*

This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit is set. Refer to [Figure 19](#) and to [Section 7.6.2.1](#) for additional details.

0:  $V_{DD}$  over AVD threshold1:  $V_{DD}$  under AVD thresholdBit 0 = **AVDIE** *Voltage Detector interrupt enable*

This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag is set. The pending interrupt information is automatically cleared when software enters the AVD interrupt routine.

0: AVD interrupt disabled

1: AVD interrupt enabled

**Application notes**

The LVDRF flag is not cleared when another RESET type occurs (external or watchdog), the LVDRF flag remains set to keep trace of the original failure.

In this case, a watchdog reset can be detected by software while an external reset can not.

## 9 POWER SAVING MODES

### 9.1 INTRODUCTION


To give a large measure of flexibility to the application in terms of power consumption, five main power saving modes are implemented in the ST7 (see Figure 21):

- Slow
- Wait (and Slow-Wait)
- Active Halt
- Auto Wake up From Halt (AWUFH)
- Halt

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 ( $f_{OSC2}$ ).

From RUN mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

**Figure 21. Power Saving Mode Transitions**



### 9.2 SLOW MODE

This mode has two targets:


- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency ( $f_{CPU}$ ) to the available supply voltage.

SLOW mode is controlled by the SMS bit in the MCCR register which enables or disables Slow mode.

In this mode, the oscillator frequency is divided by 32. The CPU and peripherals are clocked at this lower frequency.

**Note:** SLOW-WAIT mode is activated when entering WAIT mode while the device is already in SLOW mode.

**Figure 22. SLOW Mode Clock Transition**



## 10 I/O PORTS

### 10.1 INTRODUCTION

The I/O ports allow data transfer. An I/O port can contain up to 8 pins. Each pin can be programmed independently either as a digital input or digital output. In addition, specific pins may have several other functions. These functions can include external interrupt, alternate signal input/output for on-chip peripherals or analog input.

### 10.2 FUNCTIONAL DESCRIPTION

A Data Register (DR) and a Data Direction Register (DDR) are always associated with each port. The Option Register (OR), which allows input/output options, may or may not be implemented. The following description takes into account the OR register. Refer to the Port Configuration table for device specific information.

An I/O pin is programmed using the corresponding bits in the DDR, DR and OR registers: bit  $x$  corresponding to pin  $x$  of the port.

Figure 31 shows the generic I/O block diagram.

#### 10.2.1 Input Modes

Clearing the DDRx bit selects input mode. In this mode, reading its DR bit returns the digital value from that I/O pin.

If an OR bit is available, different input modes can be configured by software: floating or pull-up. Refer to I/O Port Implementation section for configuration.

#### Notes:

1. Writing to the DR modifies the latch value but does not change the state of the input pin.
2. Do not use read/modify/write instructions (BSET/BRES) to modify the DR register.

#### External Interrupt Function

Depending on the device, setting the ORx bit while in input mode can configure an I/O as an input with interrupt. In this configuration, a signal edge or level input on the I/O generates an interrupt request via the corresponding interrupt vector (eix).

Falling or rising edge sensitivity is programmed independently for each interrupt vector. The External Interrupt Control Register (EICR) or the Miscellaneous Register controls this sensitivity, depending on the device.

A device may have up to 7 external interrupts. Several pins may be tied to one external interrupt vector. Refer to Pin Description to see which ports have external interrupts.

If several I/O interrupt pins on the same interrupt vector are selected simultaneously, they are logically combined. For this reason if one of the interrupt pins is tied low, it may mask the others.

External interrupts are hardware interrupts. Fetching the corresponding interrupt vector automatically clears the request latch. Modifying the sensitivity bits will clear any pending interrupts.

#### 10.2.2 Output Modes

Setting the DDRx bit selects output mode. Writing to the DR bits applies a digital value to the I/O through the latch. Reading the DR bits returns the previously stored value.

If an OR bit is available, different output modes can be selected by software: push-pull or open-drain. Refer to I/O Port Implementation section for configuration.

#### DR Value and Output Pin Status

DR	Push-Pull	Open-Drain
0	$V_{OL}$	$V_{OL}$
1	$V_{OH}$	Floating

#### 10.2.3 Alternate Functions

Many ST7s I/Os have one or more alternate functions. These may include output signals from, or input signals to, on-chip peripherals. The Device Pin Description table describes which peripheral signals can be input/output to which ports.

A signal coming from an on-chip peripheral can be output on an I/O. To do this, enable the on-chip peripheral as an output (enable bit in the peripheral's control register). The peripheral configures the I/O as an output and takes priority over standard I/O programming. The I/O's state is readable by addressing the corresponding I/O data register.

Configuring an I/O as floating enables alternate function input. It is not recommended to configure an I/O as pull-up as this will increase current consumption. Before using an I/O as an alternate input, configure it without interrupt. Otherwise spurious interrupts can occur.


Configure an I/O as input floating for an on-chip peripheral signal which can be input and output.

#### Caution:


I/Os which can be configured as both an analog and digital alternate function need special attention. The user must control the peripherals so that the signals do not arrive at the same time on the same pin. If an external clock is used, only the clock alternate function should be employed on that I/O pin and not the other alternate function.

## DUAL 12-BIT AUTORELOAD TIMER 3 (Cont'd)

**Figure 37. PWM Function**



**Figure 38. PWM Signal from 0% to 100% Duty Cycle**



**SERIAL PERIPHERAL INTERFACE (cont'd)****SPI CONTROL/STATUS REGISTER (SPICSR)**

Read/Write (some bits Read Only)

Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	OVR	MODF	-	SOD	SSM	SSI

**Bit 7 = SPIF Serial Peripheral Data Transfer Flag (Read only)**

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE = 1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

0: Data transfer is in progress or the flag has been cleared.

1: Data transfer between the device and an external device has been completed.

**Note:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

**Bit 6 = WCOL Write Collision status (Read only)**

This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see [Figure 53](#)).

0: No write collision occurred

1: A write collision has been detected

**Bit 5 = OVR SPI Overrun error (Read only)**

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See [Section 11.4.5.2](#)). An interrupt is generated if SPIE = 1 in the SPICR register. The OVR bit is cleared by software reading the SPICSR register.

0: No overrun error

1: Overrun error detected

**Bit 4 = MODF Mode Fault flag (Read only)**

This bit is set by hardware when the  $\overline{SS}$  pin is pulled low in master mode (see [Section 11.4.5.1 Master Mode Fault \(MODF\)](#)). An SPI interrupt can be generated if SPIE = 1 in the SPICR register. This bit is cleared by a software sequence (An access to the SPICSR register while MODF = 1 followed by a write to the SPICR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

**Bit 2 = SOD SPI Output Disable**

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode)

0: SPI output enabled (if SPE = 1)

1: SPI output disabled

**Bit 1 = SSM  $\overline{SS}$  Management**

This bit is set and cleared by software. When set, it disables the alternate function of the SPI  $\overline{SS}$  pin and uses the SSI bit value instead. See [Section 11.4.3.2 Slave Select Management](#).

0: Hardware management ( $\overline{SS}$  managed by external pin)

1: Software management (internal  $\overline{SS}$  signal controlled by SSI bit. External  $\overline{SS}$  pin free for general-purpose I/O)

**Bit 0 = SSI  $\overline{SS}$  Internal Mode**

This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the  $\overline{SS}$  slave select signal when the SSM bit is set.

0: Slave selected

1: Slave deselected

**SPI DATA I/O REGISTER (SPIDR)**

Read/Write

Reset Value: Undefined

7							0
D7	D6	D5	D4	D3	D2	D1	D0

The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

**Notes:** During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

**Warning:** A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see [Figure 48](#)).

**LINSCI™ SERIAL COMMUNICATION INTERFACE (SCI Mode) (cont'd)****11.5.5 SCI Mode - Functional Description****Conventional Baud Rate Generator Mode**

The block diagram of the Serial Control Interface in conventional baud rate generator mode is shown in [Figure 55](#).

It uses four registers:

- 2 control registers (SCICR1 and SCICR2)
- A status register (SCISR)
- A baud rate register (SCIBRR)

**Extended Prescaler Mode**

Two additional prescalers are available in extended prescaler mode. They are shown in [Figure 57](#).

- An extended prescaler receiver register (SCI-ERPR)
- An extended prescaler transmitter register (SCI-ETPR)

**11.5.5.1 Serial Data Format**


Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see [Figure 56](#)).

The TDO pin is in low state during the start bit.

The TDO pin is in high state during the stop bit.

An Idle character is interpreted as a continuous logic high level for 10 (or 11) full bit times.

A Break character is a character with a sufficient number of low level bits to break the normal data format followed by an extra "1" bit to acknowledge the start bit.

**Figure 56. Word Length Programming**

**LINSCI™ SERIAL COMMUNICATION INTERFACE (LIN Mode) (cont'd)**

SCICR2 register is set, the LHDM bit selects the Wake-Up method (replacing the WAKE bit).

0: LIN Synch Break Detection Method

1: LIN Identifier Field Detection Method

**Bit 2 = LHIE LIN Header Interrupt Enable**

This bit is set and cleared by software. It is only usable in LIN Slave mode.

0: LIN Header Interrupt is inhibited.

1: An SCI interrupt is generated whenever LHDF = 1.

**Bit 1 = LHDF LIN Header Detection Flag**

This bit is set by hardware when a LIN Header is detected and cleared by a software sequence (an access to the SCISR register followed by a read of the SCICR3 register). It is only usable in LIN Slave mode.

0: No LIN Header detected.

1: LIN Header detected.

**Notes:** The header detection method depends on the LHDM bit:


- If LHDM = 0, a header is detected as a LIN Synch Break.
- If LHDM = 1, a header is detected as a LIN Identifier, meaning that a LIN Synch Break Field + a LIN Synch Field + a LIN Identifier Field have been consecutively received.

**Bit 0 = LSF LIN Synch Field State**

This bit indicates that the LIN Synch Field is being analyzed. It is only used in LIN Slave mode. In Auto Synchronization Mode (LASE bit = 1), when the SCI is in the LIN Synch Field State it waits or counts the falling edges on the RDI line.

It is set by hardware as soon as a LIN Synch Break is detected and cleared by hardware when the LIN Synch Field analysis is finished (see [Figure 65](#)). This bit can also be cleared by software to exit LIN Synch State and return to idle mode.

0: The current character is not the LIN Synch Field  
1: LIN Synch Field State (LIN Synch Field undergoing analysis)

**Figure 65. LSF Bit Set and Clear****LIN DIVIDER REGISTERS**

LDIV is coded using the two registers LPR and LPFR. In LIN Slave mode, the LPR register is accessible at the address of the SCIBRR register and the LPFR register is accessible at the address of the SCIETPR register.

**LIN PRESCALER REGISTER (LPR)**

**Read/Write**

Reset Value: 0000 0000 (00h)

7							0
LPR7	LPR6	LPR5	LPR4	LPR3	LPR2	LPR1	LPR0

**LPR[7:0] LIN Prescaler (mantissa of LDIV)**

These 8 bits define the value of the mantissa of the LIN Divider (LDIV):

LPR[7:0]	Rounded Mantissa (LDIV)
00h	SCI clock disabled
01h	1
...	...
FEh	254
FFh	255



**Caution:** LPR and LPFR registers have different meanings when reading or writing to them. Consequently bit manipulation instructions (BRES or BSET) should never be used to modify the LPR[7:0] bits, or the LPFR[3:0] bits.




## INSTRUCTION GROUPS (cont'd)

Mnemo	Description	Function/Example	Dst	Src	H	I	N	Z	C
ADC	Add with Carry	$A = A + M + C$	A	M	H		N	Z	C
ADD	Addition	$A = A + M$	A	M	H		N	Z	C
AND	Logical And	$A = A \cdot M$	A	M			N	Z	
BCP	Bit compare A, Memory	tst (A . M)	A	M			N	Z	
BRES	Bit Reset	bres Byte, #3	M						
BSET	Bit Set	bset Byte, #3	M						
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	M						C
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	M						C
CALL	Call subroutine								
CALLR	Call subroutine relative								
CLR	Clear		reg, M				0	1	
CP	Arithmetic Compare	tst(Reg - M)	reg	M			N	Z	C
CPL	One Complement	$A = \text{FFH} - A$	reg, M				N	Z	1
DEC	Decrement	dec Y	reg, M				N	Z	
HALT	Halt					0			
IRET	Interrupt routine return	Pop CC, A, X, PC			H	I	N	Z	C
INC	Increment	inc X	reg, M				N	Z	
JP	Absolute Jump	jp [TBL.w]							
JRA	Jump relative always								
JRT	Jump relative								
JRF	Never jump	jrf *							
JRIH	Jump if ext. interrupt = 1								
JRIL	Jump if ext. interrupt = 0								
JRH	Jump if H = 1	H = 1 ?							
JRNH	Jump if H = 0	H = 0 ?							
JRM	Jump if I = 1	I = 1 ?							
JRNM	Jump if I = 0	I = 0 ?							
JRMI	Jump if N = 1 (minus)	N = 1 ?							
JRPL	Jump if N = 0 (plus)	N = 0 ?							
JREQ	Jump if Z = 1 (equal)	Z = 1 ?							
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?							
JRC	Jump if C = 1	C = 1 ?							
JRNC	Jump if C = 0	C = 0 ?							
JRULT	Jump if C = 1	Unsigned <							
JRUGE	Jump if C = 0	Jmp if unsigned >=							
JRUGT	Jump if (C + Z = 0)	Unsigned >							

## OPERATING CONDITIONS (Cont'd)

Figure 70. Typical accuracy with  $RCCR=RCCR0$  vs  $V_{DD}=4.5$  to  $5.5V$  and TemperatureFigure 71. Typical  $RCCR0$  vs  $V_{DD}$  and Temperature

**Figure 85. Typical  $I_{PU}$  vs.  $V_{DD}$  with  $V_{IN}=V_{SS}$** 

## I/O PORT PIN CHARACTERISTICS (Cont'd)

## 13.8.2 Output Driving Current

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{OL}^{1)}$	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see <a href="#">Figure 88</a> )	$I_{IO}=+5mA$ $T_A \leq 125^\circ C$		0.65	1.0	V
		$I_{IO}=+2mA$ $T_A \leq 125^\circ C$		0.25	0.4	
	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see <a href="#">Figure 91</a> )	$I_{IO}=+20mA$ , $T_A \leq 125^\circ C$		1.05	1.3	
		$I_{IO}=+8mA$ $T_A \leq 125^\circ C$		0.4	0.75	
$V_{OH}^{2)}$	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see <a href="#">Figure 94</a> )	$I_{IO}= -5mA$ , $T_A \leq 125^\circ C$	$V_{DD}-1.5$	4.30		
		$I_{IO}= -2mA$ $T_A \leq 125^\circ C$	$V_{DD}-0.8$	4.70		
$V_{OL}^{1)3)}$	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see <a href="#">Figure 87</a> )	$I_{IO}=+2mA$ $T_A \leq 125^\circ C$		0.25		
		$I_{IO}=+8mA$ $T_A \leq 125^\circ C$		0.35		
$V_{OH}^{2)3)}$	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see <a href="#">Figure 93</a> )	$I_{IO}= -2mA$ $T_A \leq 125^\circ C$		3.70		
$V_{OL}^{1)3)}$	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see <a href="#">Figure 86</a> )	$I_{IO}=+2mA$ $T_A \leq 125^\circ C$		0.30		
		$I_{IO}=+8mA$ $T_A \leq 125^\circ C$		0.40		
$V_{OH}^{2)3)}$	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see <a href="#">Figure 92</a> )	$I_{IO}= -2mA$ $T_A \leq 125^\circ C$		2.60		

## Notes:

1. The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in [Section 13.2.2](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
2. The  $I_{IO}$  current sourced must always respect the absolute maximum rating specified in [Section 13.2.2](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .
3. Not tested in production, based on characterization results.

## OPTION BYTES (Cont'd)

	OPTION BYTE 0								OPTION BYTE 1							
	7							0	7							0
	AWU CK	OSCRANGE 2:0			SEC1	SEC0	FMPR	FMPW	PLL x4x8	PLL OFF	Res.	OSC	LVD 1:0		WDG SW	WDG HALT
Default Value	1	1	1	1	1	1	0	0	1	1	1	0	1	1	1	1

## OPTION BYTE 1

OPT 7 = **PLLx4x8** *PLL Factor Selection.*

0: PLLx4

1: PLLx8

OPT 6 = **PLLOFF** *PLL Disable*

This option bit enables or disables the PLL.

0: PLL enabled

1: PLL disabled (bypassed)

OPT 5 = Reserved. Must always be set to 1.

OPT 4 = **OSC** *RC Oscillator Selection*

This option bit enables to select the internal RC Oscillator.

0: RC Oscillator on

1: RC Oscillator off

**Notes:**

- RC oscillator available on ST7LITE35 and ST7LITE39 devices only
- If the RC oscillator is selected, then to improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100nF, between the V<sub>DD</sub> and V<sub>SS</sub> pins as close as possible to the ST7 device.

OPT 3:2 = **LVD[1:0]** *Low Voltage Selection*

These option bits enable the voltage detection block (LVD and AVD) with a selected threshold to the LVD and AVD.

Configuration	VD1	VD0
LVD Off	1	1
Highest Voltage Threshold	1	0
Medium Voltage Threshold	0	1
Lowest Voltage Threshold	0	0

OPT 1 = **WDGSW** *Hardware or Software Watchdog*

0: Hardware (watchdog always enabled)

1: Software (watchdog to be enabled by software)

OPT 0 = **WDG HALT** *Watchdog Reset on Halt*

0: No reset generation when entering HALT mode

1: Reset generation when entering HALT mode