



Welcome to **E-XFL.COM** 


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Obsolete
Core Processor	AVR
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-VQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega168v-10mi

# ATmega48/88/168






5. AVR ATmega48/88/168 Memories



5.1 In-System Reprogrammable Flash Program Memory








Table 5-2.


Symbol	Number of Calibrated RC Oscillator Cycles	Typ Programming Time
<b>6</b>	β	<b>S</b> h





```
EEPROM_read:
      ; Wait for completion of previous write
      sbic EECR,EEPE
      rjmp EEPROM_read
      ; Set up address (r18:r17) in address register
      out EEARH, r18
      out EEARL, r17
      ; Start eeprom read by writing EERE
      sbi EECR,EERE
      ; Read data from Data Register
           r16,EEDR
      in
      ret
B
    unsigned char
                    EEPROM_read( unsigned int
                                                    uiAddress)
      /* Wait for completion of previous write */
      while(EECR & (1<<EEPE))
      /* Set up address register */
      EEAR = uiAddress;
      /* Start eeprom read by writing EERE */
      EECR |= (1<<EERE);
      /* Return data from Data Register */
      return EEDR;
   }
```

#### 5.3.5 Preventing EEPROM Corruption







# 6.1.4 Asynchronous Timer Clock – clk<sub>ASY</sub>



## 6.1.5 ADC Clock – clk<sub>ADC</sub>



#### 6.2 Clock Sources



Table 6-1.


10.000		
Device Clocking Option	1	CKSEL30
P	9	
•	0	
<b>P</b>	•	
•	0	
<b>6</b> 0	0	
<b>6</b>		0
R		0

**a** 1 € 1

#### 6.2.1 Default Clock Source



6.2.2 Clock Startup Sequence






**Table 6-9.** 


Power Conditions		Start-up Time from Power- down and Power-save		Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	SUT10
B		E	<b>E</b>	Į.	0
5	Œ	6	0		
<b>b</b>	6	•		<u>p</u>	0

EN 180 H 50 2 BV H

#### 6.6.1 Oscillator Calibration Register - OSCCAL



• Bits 7..0 - CAL7..0: Oscillator Calibration Value







## Table 9-5.


BOOTRST	IVSEL	Reset Address		Interrupt Vectors Start Address
1	0	8	0	
1	1	8	8	
0	0	BL 0		
0	1 1	<b>a a</b>		

<b>g</b> n	


Address L	abels Code		Comments
0x0000	jmp	RESET	; Reset Handler
0x0002	jmp	EXT_INT0	; IRQ0 Handler
0x0004	jmp	EXT_INT1	; IRQ1 Handler
0x0006	jmp	PCINT0	; PCINT0 Handler
8000x0	jmp	PCINT1	; PCINT1 Handler
0x000A	jmp	PCINT2	; PCINT2 Handler
0x000C	jmp	WDT	; Watchdog Timer Handler
0x000E	jmp	TIM2_COMPA	; Timer2 Compare A Handler
0x0010	jmp	TIM2_COMPB	; Timer2 Compare B Handler
0x0012	jmp	TIM2_OVF	; Timer2 Overflow Handler
0x0014	jmp	TIM1_CAPT	; Timer1 Capture Handler
0x0016	jmp	TIM1_COMPA	; Timer1 Compare A Handler
0x0018	jmp	TIM1_COMPB	; Timer1 Compare B Handler
0x001A	jmp	TIM1_OVF	; Timer1 Overflow Handler
0x001C	jmp	TIM0_COMPA	; Timer0 Compare A Handler
0x001E	jmp	TIM0_COMPB	; Timer0 Compare B Handler
0x0020	jmp	TIM0_OVF	; Timer0 Overflow Handler
0x0022	jmp	SPI_STC	; SPI Transfer Complete Handler
0x0024	jmp	USART_RXC	; USART, RX Complete Handler
0x0026	jmp	USART_UDRE	; USART, UDR Empty Handler
0x0028	jmp	USART_TXC	; USART, TX Complete Handler
0x002A	jmp	ADC	; ADC Conversion Complete Handler
0x002C	jmp	EE_RDY	; EEPROM Ready Handler
0x002E	jmp	ANA_COMP	; Analog Comparator Handler
0x0030	jmp	TWI	; 2-wire Serial Interface Handler
0x0032	jmp	SPM_RDY	; Store Program Memory Ready Handle



Figure 12-5.









$$f_{OCnx} = \frac{f_{clk\_l/O}}{2 \, \& N} \, \& 1 + OCRnx\%$$

#### 12.6.3 Fast PWM Mode



Add	dress	Nam	е	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
В	В			_	-	-	-	-	E E	e		
	8			_	-	_	-	_	_	_	_	
	R			-	-	_	-	_	_	-	-	
	₽.			-	-	-	-	_	-	-	-	
Þ	R			-	-	-	-	-	<b>B B</b>	120	5	
	<b>T</b> R			_	-	Œ	=	-	B 60	W.	3	
	R			-	-	-	=	-	B 69	00		
	R			-	-	-	-	-	-	-	-	
p	R			-	-	-	-	-	-	-	-	
	R			_	-	_	-	-	_	_	_	
P	R			_	-	-	-	_	-	_	-	
9	₽.			_	-	_	-	-	_	_	-	
Ø	R			-	-	-	-	-	-	-	-	
₽	₽.			_	-	_	-	-	_	_	-	
ø	8			-	-	-	-	-	-	-	-	
Ø	₽.			-	-	-	-	-	-	-	-	
₽		B B		Ð		5	B B	B B	8	8		
•	Ð	D	В	Ð	Ð	B D	D D	8				
p	B	18	6	P		5)	B) B)	<u> </u>	B) B)	2		
ø	₽			-	160 E0	<b>B</b> B	<b>B B</b>	₩ :	8			
Ø	₿			-	6	6 6	B D	D	D	8		
ø	8			_	68	8 8	8 8		8	8		
ø	₿	B B		B		5	<b>B</b> B	B9 B9	₽	8		
	В	Ð	В			5		D D	B E	8		
B	B	B	8		8	8 8	B 6	8				
ě	R			_	_		-	-	-	-	-	
	R			_	-	_	-	-	_	-	-	
9	8			_	_	-	-	_	-	-	_	







# 29. Instruction Set Summary

Mnemonics	Operands	Description	Operation		Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S	-			
	R B	R	3 <b>R</b>	18	1	
	R P	R.	3 &	<u> </u>	1	
EA/ R		R	3 €	B	2	
	2 9	et.	3 <b>R</b>		1	
B 6		R.	3 <b>R</b>	<del></del>	1	
	R g	R.	3 <b>R</b>		1	
В В		R	3 &	<u>,,,,</u>	1	
B/ R		R.	3 <b>R</b>	B	2	
	R 99	R.	3" Rt R		1 1	
<u>B</u>		R.	3 R - "K		<u> </u>	1
8	<u>9</u> B <b>B</b>	R.	3 R	<u> </u>	1	•
	R BD	R	3" <b>R</b>	 M	1	
	R BD	R.	3 R #R	- io	'	
Q 6		et et	3 <b>6</b> 4 <b>R</b>		1	
				-		
	<u> </u>	R P	3 <b>0</b> 4R			
	<b>B</b>	R.	3 12	×	1	
	<b>B</b>	R.	3 R - K	<u> </u>	1	
	ER ten	R	3 🖟	M	1	
	R 69	8.	3 <b>R</b> 41		9	
	R <b>5</b> 0	R.	3 Rt Rt.	×	1	
	R 63	₽.	3 Rt. #Rt.	)X		
	R 5	R	3 6	<b>b</b> l	1	
М	R MAI	₽R .	3 R	Ø	2	
BI R	<b>6</b> 01	R	3 <b>R</b>	Ø	2	
B1 €2	<b>9</b> 11	₽.	3 <b>R</b>	Ø	2	
EI R	<b>5</b> 01	₽.	3 🖟 🐔		Ø	2
GI R	<b>3</b> 31	₽R.	3 🕟 🗶		¢	2
GI R	9	ex .	3 🛭 🛠		E	2
BRANCH INSTRU	CTIONS					
<b>BRI</b> k	<b>p</b> h	е	"3 <b>&amp;</b>	bl	2	
IBM	酮	В	3 Z		N .	2
BM !	k	B) E	"3 k		6l	3
<b>B</b> k	8	е	3 <b>B</b>	bl	3	
21	ij£.	е	3 Z		bl	3
1 21	k	<b>8</b> 8	3 k		<b>b</b> l	4
R	8		3 <b>5</b>	bl	4	
R	R.	е	3 🖪	I	4	
B R		B.	"3 €	bl	<i>B</i>	
е	B 60	R	4R			
	R pa	R.	4R 4C		B 1	
	K Ba	R.	4K		<b>B</b> 1	
<b>B</b> R	<u> </u>	B.	3 8	bl	22	
B R		P. R.	3 8	BI BI	28	
B E	•	B & A	3 <b>8</b>	- BI	,s 28	
				ei bl	28	
B E		P. P.	3 <b>B</b> 3 <b>B</b>	BI BI		
B k	<u>6</u>	<u>р</u> В	3 RB	BI BI	n R	
	8					
B k	6	<b>B</b>	3 12	BI .	2	
RI k	<b>6</b>	<b>B</b>	3 8	BI	2	
<b>B</b> k	<b>B</b>	P.	3 🕏	BI	22	
<b>B</b> k	B		3 8	bl	22	
<b>B</b> k	5	₽	3 ₽	bl	2	
<b>B</b> k		<b>P</b>	3 ₽	bl	22	
Rd k		<b>P</b>	3 ₽8	bl	2	
<b>B</b> k		ß	3 ₽2	bl	22	
<b>B</b> k	5	N	# <b>B</b> 3 <b>B</b>	ы	22	
<b>B</b> k	5	N	# <b>\$</b> 3 <b>\$</b>	bl	22	
B k	9	•	3 ₽8	bl	22	
<b>B</b> k	9	<b>p</b>	3 ₽8	bl	22	
<b>B</b> k	3	P	3 ₽	bl	22	
<b>IB</b> k	8	P	3 ₽8	bl	2	
<b>B</b> k	9	₽.	3 ₽	bl	2	
LL IN						
B k		B.	3 ₽	bl	22	