



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	23
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega88v-10au

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### Assembly Code Example

```
EEPROM_write:
    ; Wait for completion of previous write
    sbic EECR, EEPE
    rjmp EEPROM_write
    ; Set up address (r18:r17) in address register
    out EEARH, r18
    out EEARL, r17
    ; Write data (r16) to Data Register
    out EEDR,r16
    ; Write logical one to EEMPE
    sbi EECR, EEMPE
    ; Start eeprom write by setting EEPE
    sbi EECR, EEPE
    ret
```

#### C Code Example

```
void EEPROM_write(unsigned int uiAddress, unsigned char ucData)
{
    /* Wait for completion of previous write */
    while(EECR & (1<<EEPE))
    ;
    /* Set up address and Data Registers */
    EEAR = uiAddress;
    EEDR = ucData;
    /* Write logical one to EEMPE */
    EECR |= (1<<EEMPE);
    /* Start eeprom write by setting EEPE */
    EECR |= (1<<EEPE);
}</pre>
```



## Figure 6-3. Crystal Oscillator Connections



 Table 6-6.
 Start-up Times for the Full Swing Crystal Oscillator Clock Selection

Oscillator Source / Power Conditions	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	CKSEL0	SUT10
Ceramic resonator, fast rising power	258 CK	14CK + 4.1 ms <sup>(1)</sup>	0	00
Ceramic resonator, slowly rising power	258 CK	14CK + 65 ms <sup>(1)</sup>	0	01
Ceramic resonator, BOD enabled	1K CK	14CK <sup>(2)</sup>	0	10
Ceramic resonator, fast rising power	1K CK	14CK + 4.1 ms <sup>(2)</sup>	0	11
Ceramic resonator, slowly rising power	1K CK	14CK + 65 ms <sup>(2)</sup>	1	00
Crystal Oscillator, BOD enabled	16K CK	14CK	1	01
Crystal Oscillator, fast rising power	16K CK	14CK + 4.1 ms	1	10
Crystal Oscillator, slowly rising power	16K CK	14CK + 65 ms	1	11

Notes: 1. These options should only be used when not operating close to the maximum frequency of the device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.

2. These options are intended for use with ceramic resonators and will ensure frequency stability at start-up. They can also be used with crystals when not operating close to the maximum frequency of the device, and if frequency stability at start-up is not important for the application.



2. When the IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot Flash Section. The address of each Interrupt Vector will then be the address in this table added to the start address of the Boot Flash Section.

Table 9-5 shows reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the Boot section or vice versa.

BOOTRST	IVSEL	Reset Address	Interrupt Vectors Start Address
1	0	0x000	0x001
1	1	0x000	Boot Reset Address + 0x0002
0	0	Boot Reset Address	0x001
0	1	Boot Reset Address	Boot Reset Address + 0x0002

 Table 9-5.
 Reset and Interrupt Vectors Placement in ATmega168<sup>(1)</sup>

Note: 1. The Boot Reset Address is shown in Table 24-6 on page 276. For the BOOTRST Fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega168 is:

Address	Labels Code		Comments
0x0000	jmp	RESET	; Reset Handler
0x0002	jmp	EXT_INT0	; IRQ0 Handler
0x0004	jmp	EXT_INT1	; IRQ1 Handler
0x0006	jmp	PCINT0	; PCINTO Handler
0x0008	jmp	PCINT1	; PCINT1 Handler
0x000A	jmp	PCINT2	; PCINT2 Handler
0x000C	jmp	WDT	; Watchdog Timer Handler
0x000E	jmp	TIM2_COMPA	; Timer2 Compare A Handler
0x0010	jmp	TIM2_COMPB	; Timer2 Compare B Handler
0x0012	jmp	TIM2_OVF	; Timer2 Overflow Handler
0x0014	jmp	TIM1_CAPT	; Timer1 Capture Handler
0x0016	jmp	TIM1_COMPA	; Timer1 Compare A Handler
0x0018	jmp	TIM1_COMPB	; Timer1 Compare B Handler
0x001A	jmp	TIM1_OVF	; Timer1 Overflow Handler
0x001C	jmp	TIM0_COMPA	; Timer0 Compare A Handler
0x001E	jmp	TIM0_COMPB	; Timer0 Compare B Handler
0x0020	jmp	TIM0_OVF	; Timer0 Overflow Handler
0x0022	jmp	SPI_STC	; SPI Transfer Complete Handler
0x0024	jmp	USART_RXC	; USART, RX Complete Handler
0x0026	jmp	USART_UDRE	; USART, UDR Empty Handler
0x0028	jmp	USART_TXC	; USART, TX Complete Handler
0x002A	jmp	ADC	; ADC Conversion Complete Handler
0x002C	jmp	EE_RDY	; EEPROM Ready Handler
0x002E	jmp	ANA_COMP	; Analog Comparator Handler
0x0030	jmp	TWI	; 2-wire Serial Interface Handler
0x0032	jmp	SPM_RDY	; Store Program Memory Ready Handle

# 60 ATmega48/88/168

# 10.4 Register Description for I/O Ports

# 10.4.1 The Port B Data Register – PORTB

10.4.2

10.4.3

10.4.4

10.4.5

	Bit	7	6	5	4	3	2	1	0	
		PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	PORTB
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
	Initial Value	0	0	0	0	0	0	0	0	
The Port B D	Data Direction	Register	– DDRB							
	Bit	7	6	5	4	3	2	1	0	_
		DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
The Port B I	nput Pins Add	dress – Pl	NB							
	Bit	7	6	5	4	3	2	1	0	
		PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	PINB
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
The Port C [	Initial Value	N/A – PORTC	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
The Port C [	Initial Value Data Register Bit	N/A – <b>PORTC</b> 7	N/A 6	N/A 5	N/A 4	N/A 3	N/A 2	N/A 1	N/A 0	
The Port C [	Initial Value Data Register Bit	N/A - <b>PORTC</b> 7 -	N/A 6 PORTC6	N/A 5 <b>PORTC5</b>	N/A 4 PORTC4	N/A 3 PORTC3	N/A 2 PORTC2	N/A 1 PORTC1	N/A 0 <b>PORTC0</b>	PORTC
The Port C I	Initial Value Data Register Bit Read/Write	N/A - PORTC 7 - R	N/A 6 PORTC6 R/W	N/A 5 PORTC5 R/W	N/A 4 PORTC4 R/W	N/A 3 PORTC3 R/W	N/A 2 PORTC2 R/W	N/A 1 PORTC1 R/W	N/A 0 PORTC0 R/W	PORTC
The Port C I	Initial Value Data Register Bit Read/Write Initial Value	N/A - PORTC 7 - R 0	N/A 6 PORTC6 R/W 0	N/A 5 PORTC5 R/W 0	N/A 4 PORTC4 R/W 0	N/A 3 PORTC3 R/W 0	N/A 2 PORTC2 R/W 0	N/A 1 PORTC1 R/W 0	N/A 0 PORTC0 R/W 0	PORTC
The Port C I	Initial Value Data Register Bit Read/Write Initial Value Data Direction	N/A - PORTC 7 - R 0 Register	N/A 6 PORTC6 R/W 0 - DDRC	N/A 5 PORTC5 R/W 0	N/A 4 PORTC4 R/W 0	N/A 3 PORTC3 R/W 0	N/A 2 PORTC2 R/W 0	N/A 1 PORTC1 R/W 0	N/A 0 PORTC0 R/W 0	PORTC
The Port C I	Initial Value Data Register Bit Read/Write Initial Value Data Direction Bit	N/A - PORTC 7 - R 0 Register 7	N/A 6 PORTC6 R/W 0 - DDRC 6	N/A 5 PORTC5 R/W 0 5	N/A 4 PORTC4 R/W 0	N/A 3 PORTC3 R/W 0 3	N/A 2 PORTC2 R/W 0 2	N/A 1 PORTC1 R/W 0	N/A 0 PORTC0 R/W 0	PORTC
The Port C I	Initial Value Data Register Bit Read/Write Initial Value Data Direction Bit	N/A - PORTC 7 R 0 Register 7 - 7 - 7	N/A 6 PORTC6 R/W 0 - DDRC 6 DDC6	N/A 5 PORTC5 R/W 0 5 DDC5	N/A 4 PORTC4 R/W 0 4 DDC4	N/A 3 PORTC3 R/W 0 3 DDC3	N/A 2 PORTC2 R/W 0 2 DDC2	N/A 1 PORTC1 R/W 0 1 DDC1	N/A 0 PORTC0 R/W 0 0 DDC0	PORTC
The Port C I	Initial Value Data Register Bit Read/Write Initial Value Data Direction Bit Read/Write	N/A - PORTC 7 R 0 Register 7 R R	N/A 6 PORTC6 R/W 0 - DDRC 6 DDC6 R/W	N/A 5 PORTC5 R/W 0 5 DDC5 R/W	N/A 4 PORTC4 R/W 0 4 DDC4 R/W	N/A 3 PORTC3 R/W 0 3 DDC3 R/W	N/A 2 PORTC2 R/W 0 2 DDC2 R/W	N/A 1 PORTC1 R/W 0 1 DDC1 R/W	N/A 0 PORTC0 R/W 0 0 DDC0 R/W	PORTC

# 10.4.6 The Port C Input Pins Address – PINC

Bit	7	6	5	4	3	2	1	0	
	1	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	PINC
Read/Write	R	R	R	R	R	R	R	R	-
Initial Value	0	N/A							

# 10.4.7 The Port D Data Register – PORTD

Bit	7	6	5	4	3	2	1	0	_
	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	PORTD
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

# 10.4.8 The Port D Data Direction Register – DDRD

Bit	7	6	5	4	3	2	1	0	_
	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD
Read/Write	R/W	-							
Initial Value	0	0	0	0	0	0	0	0	





## 12.8.2 Timer/Counter Control Register B – TCCR0B

Bit	7	6	5	4	3	2	1	0	_
	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	TCCR0B
Read/Write	W	W	R	R	R	R	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – FOC0A: Force Output Compare A

The FOC0A bit is only active when the WGM bits specify a non-PWM mode.

However, for ensuring compatibility with future devices, this bit must be set to zero when TCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0A bit, an immediate Compare Match is forced on the Waveform Generation unit. The OC0A output is changed according to its COM0A1:0 bits setting. Note that the FOC0A bit is implemented as a strobe. Therefore it is the value present in the COM0A1:0 bits that determines the effect of the forced compare.

A FOC0A strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0A as TOP.

The FOC0A bit is always read as zero.

#### Bit 6 – FOC0B: Force Output Compare B

The FOC0B bit is only active when the WGM bits specify a non-PWM mode.

However, for ensuring compatibility with future devices, this bit must be set to zero when TCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0B bit, an immediate Compare Match is forced on the Waveform Generation unit. The OC0B output is changed according to its COM0B1:0 bits setting. Note that the FOC0B bit is implemented as a strobe. Therefore it is the value present in the COM0B1:0 bits that determines the effect of the forced compare.

A FOC0B strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0B as TOP.

The FOC0B bit is always read as zero.

#### Bits 5:4 – Res: Reserved Bits

These bits are reserved bits in the ATmega48/88/168 and will always read as zero.

#### • Bit 3 – WGM02: Waveform Generation Mode

See the description in the "Timer/Counter Control Register A – TCCR0A" on page 99.

#### Bits 2:0 – CS02:0: Clock Select

The three Clock Select bits select the clock source to be used by the Timer/Counter.

cleared by software (writing a logical one to the I/O bit location). For measuring frequency only, the clearing of the ICF1 Flag is not required (if an interrupt handler is used).

# 13.6 Output Compare Units

The 16-bit comparator continuously compares TCNT1 with the *Output Compare Register* (OCR1x). If TCNT equals OCR1x the comparator signals a match. A match will set the *Output Compare Flag* (OCF1x) at the next timer clock cycle. If enabled (OCIE1x = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF1x Flag is automatically cleared when the interrupt is executed. Alternatively the OCF1x Flag can be cleared by software by writing a logical one to its I/O bit location. The Waveform Generator uses the match signal to generate an output according to operating mode set by the *Waveform Generation mode* (WGM13:0) bits and *Compare Output mode* (COM1x1:0) bits. The TOP and BOTTOM signals are used by the Waveform Generator for handling the special cases of the extreme values in some modes of operation (See Section "13.8" on page 118.)

A special feature of Output Compare unit A allows it to define the Timer/Counter TOP value (i.e., counter resolution). In addition to the counter resolution, the TOP value defines the period time for waveforms generated by the Waveform Generator.

Figure 13-4 shows a block diagram of the Output Compare unit. The small "n" in the register and bit names indicates the device number (n = 1 for Timer/Counter 1), and the "x" indicates Output Compare unit (A/B). The elements of the block diagram that are not directly a part of the Output Compare unit are gray shaded.



Figure 13-4. Output Compare Unit, Block Diagram

The OCR1x Register is double buffered when using any of the twelve *Pulse Width Modulation* (PWM) modes. For the Normal and *Clear Timer on Compare* (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR1x Compare Register to either TOP or BOTTOM of the counting sequence. The synchronization





non-PWM modes refer to Table 13-1 on page 128. For fast PWM mode refer to Table 13-2 on page 128, and for phase correct and phase and frequency correct PWM refer to Table 13-3 on page 129.

A change of the COM1x1:0 bits state will have effect at the first compare match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC1x strobe bits.

# 13.8 Modes of Operation

The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, is defined by the combination of the *Waveform Generation mode* (WGM13:0) and *Compare Output mode* (COM1x1:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM1x1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM1x1:0 bits control whether the output should be set, cleared or toggle at a compare match (See Section "13.7" on page 117.)

For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 125.

## 13.8.1 Normal Mode

The simplest mode of operation is the *Normal mode* (WGM13:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value (MAX = 0xFFFF) and then restarts from the BOTTOM (0x0000). In normal operation the *Timer/Counter Overflow Flag* (TOV1) will be set in the same timer clock cycle as the TCNT1 becomes zero. The TOV1 Flag in this case behaves like a 17th bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV1 Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.

The Input Capture unit is easy to use in Normal mode. However, observe that the maximum interval between the external events must not exceed the resolution of the counter. If the interval between events are too long, the timer overflow interrupt or the prescaler must be used to extend the resolution for the capture unit.

The Output Compare units can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.

#### 13.8.2 Clear Timer on Compare Match (CTC) Mode

In *Clear Timer on Compare* or CTC mode (WGM13:0 = 4 or 12), the OCR1A or ICR1 Register are used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT1) matches either the OCR1A (WGM13:0 = 4) or the ICR1 (WGM13:0 = 12). The OCR1A or ICR1 define the top value for the counter, hence also its resolution. This mode allows greater control of the compare match output frequency. It also simplifies the operation of counting external events.

The timing diagram for the CTC mode is shown in Figure 13-6. The counter value (TCNT1) increases until a compare match occurs with either OCR1A or ICR1, and then counter (TCNT1) is cleared.

# ATmega48/88/168

### 15.5.1 Compare Output Mode and Waveform Generation

The Waveform Generator uses the COM2x1:0 bits differently in normal, CTC, and PWM modes. For all modes, setting the COM2x1:0 = 0 tells the Waveform Generator that no action on the OC2x Register is to be performed on the next compare match. For compare output actions in the non-PWM modes refer to Table 15-5 on page 150. For fast PWM mode, refer to Table 15-6 on page 150, and for phase correct PWM refer to Table 15-7 on page 151.

A change of the COM2x1:0 bits state will have effect at the first compare match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC2x strobe bits.

# 15.6 Modes of Operation

The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, is defined by the combination of the Waveform Generation mode (WGM22:0) and Compare Output mode (COM2x1:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM2x1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM2x1:0 bits control whether the output should be set, cleared, or toggled at a compare match (See Section "15.5" on page 142.).

For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 147.

## 15.6.1 Normal Mode

The simplest mode of operation is the Normal mode (WGM22:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bottom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV2) will be set in the same timer clock cycle as the TCNT2 becomes zero. The TOV2 Flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV2 Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.

The Output Compare unit can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.

# 15.6.2 Clear Timer on Compare Match (CTC) Mode

In Clear Timer on Compare or CTC mode (WGM22:0 = 2), the OCR2A Register is used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT2) matches the OCR2A. The OCR2A defines the top value for the counter, hence also its resolution. This mode allows greater control of the compare match output frequency. It also simplifies the operation of counting external events.

The timing diagram for the CTC mode is shown in Figure 15-5. The counter value (TCNT2) increases until a compare match occurs between TCNT2 and OCR2A, and then counter (TCNT2) is cleared.



# 15.8 8-bit Timer/Counter Register Description

# 15.8.1 Timer/Counter Control Register A – TCCR2A

Table 15 0

Bit	7	6	5	4	3	2	1	0	
	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	TCCR2A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## • Bits 7:6 – COM2A1:0: Compare Match Output A Mode

These bits control the Output Compare pin (OC2A) behavior. If one or both of the COM2A1:0 bits are set, the OC2A output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to the OC2A pin must be set in order to enable the output driver.

When OC2A is connected to the pin, the function of the COM2A1:0 bits depends on the WGM22:0 bit setting. Table 15-2 shows the COM2A1:0 bit functionality when the WGM22:0 bits are set to a normal or CTC mode (non-PWM).

Table 15-2.	Compare Output Mode, non-PWW Mode

Commence Outrout Made man DW/M Made

COM2A1	COM2A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC2A on Compare Match
1	0	Clear OC2A on Compare Match
1	1	Set OC2A on Compare Match

Table 15-3 shows the COM2A1:0 bit functionality when the WGM21:0 bits are set to fast PWM mode.

 Table 15-3.
 Compare Output Mode, Fast PWM Mode<sup>(1)</sup>

COM2A1	COM2A0	Description
0	0	Normal port operation, OC2A disconnected.
0	1	WGM22 = 0: Normal Port Operation, OC0A Disconnected. WGM22 = 1: Toggle OC2A on Compare Match.
1	0	Clear OC2A on Compare Match, set OC2A at TOP
1	1	Set OC2A on Compare Match, clear OC2A at TOP

Note: 1. A special case occurs when OCR2A equals TOP and COM2A1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Fast PWM Mode" on page 144 for more details.





## 16.1.4 SPI Status Register – SPSR

Bit	7	6	5	4	3	2	1	0	
	SPIF	WCOL	-	-	-	-	-	SPI2X	SPSR
Read/Write	R	R	R	R	R	R	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## • Bit 7 – SPIF: SPI Interrupt Flag

When a serial transfer is complete, the SPIF Flag is set. An interrupt is generated if SPIE in SPCR is set and global interrupts are enabled. If  $\overline{SS}$  is an input and is driven low when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPDR).

#### Bit 6 – WCOL: Write COLlision Flag

The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF bit) are cleared by first reading the SPI Status Register with WCOL set, and then accessing the SPI Data Register.

#### • Bit 5..1 - Res: Reserved Bits

These bits are reserved bits in the ATmega48/88/168 and will always read as zero.

#### Bit 0 – SPI2X: Double SPI Speed Bit

When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode (see Table 16-4). This means that the minimum SCK period will be two CPU clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to work at  $f_{osc}/4$  or lower.

The SPI interface on the ATmega48/88/168 is also used for program memory and EEPROM downloading or uploading. See page 295 for serial programming and verification.

#### 16.1.5 SPI Data Register – SPDR



The SPI Data Register is a read/write register used for data transfer between the Register File and the SPI Shift Register. Writing to the register initiates data transmission. Reading the register causes the Shift Register Receive buffer to be read.

## 16.2 Data Modes

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figure 16-3 and Figure 16-4. Data bits are shifted out and latched in on opposite edges of the SCK signal, ensuring sufficient time for data signals to stabilize. This is clearly seen by summarizing Table 16-2 and Table 16-3, as done below.



# Assembly Code Example<sup>(1)</sup>

```
USART_Receive:
     ; Wait for data to be received
     sbis UCSRnA, RXCn
     rjmp USART_Receive
     ; Get status and 9th bit, then data from buffer
     in
          r18, UCSRnA
     in
          r17, UCSRnB
          r16, UDRn
     in
     ; If error, return -1
     andi r18, (1<<FEn) | (1<<DORn) | (1<<UPEn)
     breq USART_ReceiveNoError
     1di r17, HIGH(-1)
     ldi r16, LOW(-1)
   USART_ReceiveNoError:
     ; Filter the 9th bit, then return
     lsr r17
     andi r17, 0x01
     ret
C Code Example<sup>(1)</sup>
   unsigned int USART_Receive( void )
   {
     unsigned char status, resh, resl;
     /* Wait for data to be received */
     while ( !(UCSRnA & (1<<RXCn)) )</pre>
     /* Get status and 9th bit, then data */
     /* from buffer */
     status = UCSRnA;
     resh = UCSRnB;
     resl = UDRn;
     /* If error, return -1 */
     if ( status & (1<<FEn) | (1<<DORn) | (1<<UPEn) )
       return -1;
     /* Filter the 9th bit, then return */
     resh = (resh >> 1) & 0x01;
     return ((resh << 8) | resl);</pre>
   }
```

Note: 1. See "About Code Examples" on page 6.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

The receive function example reads all the I/O Registers into the Register File before any computation is done. This gives an optimal receive buffer utilization since the buffer location read will be free to accept new data as early as possible.







The same majority voting is done to the stop bit as done for the other bits in the frame. If the stop bit is registered to have a logic 0 value, the Frame Error (FEn) Flag will be set.

A new high to low transition indicating the start bit of a new frame can come right after the last of the bits used for majority voting. For Normal Speed mode, the first low level sample can be at point marked (A) in Figure 17-7. For Double Speed mode the first low level must be delayed to (B). (C) marks a stop bit of full length. The early start bit detection influences the operational range of the Receiver.

## 17.7.3 Asynchronous Operational Range

The operational range of the Receiver is dependent on the mismatch between the received bit rate and the internally generated baud rate. If the Transmitter is sending frames at too fast or too slow bit rates, or the internally generated baud rate of the Receiver does not have a similar (see Table 17-2) base frequency, the Receiver will not be able to synchronize the frames to the start bit.

The following equations can be used to calculate the ratio of the incoming data rate and internal receiver baud rate.

$$R_{slow} = \frac{(D+1)S}{S-1+D\cdot S+S_F} \qquad \qquad R_{fast} = \frac{(D+2)S}{(D+1)S+S_M}$$

**D** Sum of character size and parity size (D = 5 to 10 bit)

- **S** Samples per bit. S = 16 for Normal Speed mode and S = 8 for Double Speed mode.
- $S_F$  First sample number used for majority voting.  $S_F = 8$  for normal speed and  $S_F = 4$  for Double Speed mode.
- $S_M$  Middle sample number used for majority voting.  $S_M = 9$  for normal speed and  $S_M = 5$  for Double Speed mode.
- **R**<sub>slow</sub> is the ratio of the slowest incoming data rate that can be accepted in relation to the receiver baud rate. R<sub>fast</sub> is the ratio of the fastest incoming data rate that can be accepted in relation to the receiver baud rate.

 Table 17-2 and Table 17-3 list the maximum receiver baud rate error that can be tolerated. Note that Normal Speed mode has higher toleration of baud rate variations.



#### 19.3.4 Data Packet Format

All data packets transmitted on the TWI bus are nine bits long, consisting of one data byte and an acknowledge bit. During a data transfer, the Master generates the clock and the START and STOP conditions, while the Receiver is responsible for acknowledging the reception. An Acknowledge (ACK) is signalled by the Receiver pulling the SDA line low during the ninth SCL cycle. If the Receiver leaves the SDA line high, a NACK is signalled. When the Receiver has received the last byte, or for some reason cannot receive any more bytes, it should inform the Transmitter by sending a NACK after the final byte. The MSB of the data byte is transmitted first.

### Figure 19-5. Data Packet Format



## 19.3.5 Combining Address and Data Packets into a Transmission

A transmission basically consists of a START condition, a SLA+R/W, one or more data packets and a STOP condition. An empty message, consisting of a START followed by a STOP condition, is illegal. Note that the Wired-ANDing of the SCL line can be used to implement handshaking between the Master and the Slave. The Slave can extend the SCL low period by pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the Slave, or the Slave needs extra time for processing between the data transmissions. The Slave extending the SCL low period will not affect the SCL high period, which is determined by the Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the SCL duty cycle.

Figure 19-6 shows a typical data transmission. Note that several data bytes can be transmitted between the SLA+R/W and the STOP condition, depending on the software protocol implemented by the application software.





# 19.4 Multi-master Bus Systems, Arbitration and Synchronization

The TWI protocol allows bus systems with several masters. Special concerns have been taken in order to ensure that transmissions will proceed as normal, even if two or more masters initiate a transmission at the same time. Two problems arise in multi-master systems:

- An algorithm must be implemented allowing only one of the masters to complete the transmission. All other masters should cease transmission when they discover that they have lost the selection process. This selection process is called arbitration. When a contending master discovers that it has lost the arbitration process, it should immediately switch to Slave mode to check whether it is being addressed by the winning master. The fact that multiple masters have started transmission at the same time should not be detectable to the slaves, i.e. the data being transferred on the bus must not be corrupted.
- Different masters may use different SCL frequencies. A scheme must be devised to synchronize the serial clocks from all masters, in order to let the transmission proceed in a lockstep fashion. This will facilitate the arbitration process.

The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one from the Master with the shortest high period. The low period of the combined clock is equal to the low period of the Master with the longest low period. Note that all masters listen to the SCL line, effectively starting to count their SCL high and low time-out periods when the combined SCL line goes high or low, respectively.





Arbitration is carried out by all masters continuously monitoring the SDA line after outputting data. If the value read from the SDA line does not match the value the Master had output, it has lost the arbitration. Note that a Master can only lose arbitration when it outputs a high SDA value while another Master outputs a low value. The losing Master should immediately go to Slave mode, checking if it is being addressed by the winning Master. The SDA line should be left high, but losing masters are allowed to generate a clock signal until the end of the current data or address packet. Arbitration will continue until only one Master remains, and this may take many





that slaves may prolong the SCL low period, thereby reducing the average TWI bus clock period. The SCL frequency is generated according to the following equation:

SCL frequency = 
$$\frac{\text{CPU Clock frequency}}{16 + 2(\text{TWBR}) \cdot (PrescalerValue})$$

- TWBR = Value of the TWI Bit Rate Register.
- PrescalerValue = Value of the prescaler, see Table 19-2 on page 215.
- Note: TWBR should be 10 or higher if the TWI operates in Master mode. If TWBR is lower than 10, the Master may produce an incorrect output on SDA and SCL for the reminder of the byte. The problem occurs when operating the TWI in Master mode, sending Start + SLA + R/W to a Slave (a Slave does not need to be connected to the bus for the condition to happen).

#### 19.5.3 Bus Interface Unit

This unit contains the Data and Address Shift Register (TWDR), a START/STOP Controller and Arbitration detection hardware. The TWDR contains the address or data bytes to be transmitted, or the address or data bytes received. In addition to the 8-bit TWDR, the Bus Interface Unit also contains a register containing the (N)ACK bit to be transmitted or received. This (N)ACK Register is not directly accessible by the application software. However, when receiving, it can be set or cleared by manipulating the TWI Control Register (TWCR). When in Transmitter mode, the value of the received (N)ACK bit can be determined by the value in the TWSR.

The START/STOP Controller is responsible for generation and detection of START, REPEATED START, and STOP conditions. The START/STOP controller is able to detect START and STOP conditions even when the AVR MCU is in one of the sleep modes, enabling the MCU to wake up if addressed by a Master.

If the TWI has initiated a transmission as Master, the Arbitration Detection hardware continuously monitors the transmission trying to determine if arbitration is in process. If the TWI has lost an arbitration, the Control Unit is informed. Correct action can then be taken and appropriate status codes generated.

#### 19.5.4 Address Match Unit

The Address Match unit checks if received address bytes match the seven-bit address in the TWI Address Register (TWAR). If the TWI General Call Recognition Enable (TWGCE) bit in the TWAR is written to one, all incoming address bits will also be compared against the General Call address. Upon an address match, the Control Unit is informed, allowing correct action to be taken. The TWI may or may not acknowledge its address, depending on settings in the TWCR. The Address Match unit is able to compare addresses even when the AVR MCU is in sleep mode, enabling the MCU to wake up if addressed by a Master. If another interrupt (e.g., INT0) occurs during TWI Power-down address match and wakes up the CPU, the TWI aborts operation and return to it's idle state. If this cause any problems, ensure that TWI Address Match is the only enabled interrupt when entering Power-down.

#### 19.5.5 Control Unit

The Control unit monitors the TWI bus and generates responses corresponding to settings in the TWI Control Register (TWCR). When an event requiring the attention of the application occurs on the TWI bus, the TWI Interrupt Flag (TWINT) is asserted. In the next clock cycle, the TWI Status Register (TWSR) is updated with a status code identifying the event. The TWSR only contains relevant status information when the TWI Interrupt Flag is asserted. At all other times, the TWSR contains a special status code indicating that no relevant status information is avail-



	Assembly Code Example	C Example	Comments
	<b>ldi</b> r16,	TWCR = (1< <twint) (1<<twsta)="" th=""  =""  <=""><th></th></twint)>	
1	(1 << TWINT)   (1 << TWSTA)	(1< <twen)< th=""><th>Send START condition</th></twen)<>	Send START condition
'	(1< <twen)< th=""><th></th><th>Send STATT Condition</th></twen)<>		Send STATT Condition
	out TWCR, r16		
	wait1:	<pre>while (!(TWCR &amp; (1&lt;<twint)))< pre=""></twint)))<></pre>	
2	in r16,TWCR	;	indicates that the START
	sbrs r16,TWINT		condition has been transmitted
	<b>rjmp</b> wait1		
	in r16,TWSR	<b>if</b> ((TWSR & 0xF8) != START)	Check value of TWI Status
	<b>andi</b> r16, 0xF8	ERROR();	Register. Mask prescaler bits. If
	<b>cpi</b> r16, START		status different from START go to
	brne ERROR		ERROR
3	<b>ldi</b> r16, SLA_W	TWDR = SLA_W;	
	out TWDR, r16	TWCR = (1< <twint)< th=""><th>Load SLA_W Into TWDR Begister Clear TWINT bit in</th></twint)<>	Load SLA_W Into TWDR Begister Clear TWINT bit in
	ldi r16, (1< <twint)< th=""><th>(1&lt;<twen);< th=""><th>TWCR to start transmission of</th></twen);<></th></twint)<>	(1< <twen);< th=""><th>TWCR to start transmission of</th></twen);<>	TWCR to start transmission of
	(1< <twen)< th=""><th></th><th>address</th></twen)<>		address
	out TWCR, r16		
	wait2:	<pre>while (!(TWCR &amp; (1&lt;<twint)))< pre=""></twint)))<></pre>	Wait for TWINT Flag set. This
4	in r16,TWCR	;	indicates that the SLA+W has
	sbrs r16, TWINT		ACK/NACK has been received
	rjmp wait2		
	in r16,TWSR	if ((TWSR & 0xF8) !=	Check value of TWI Status
	andi r16, 0xF8		Register. Mask prescaler bits. If
	<b>cpi</b> r16, MT_SLA_ACK	ERROR ();	MT SLA ACK go to FBROR
_	brne ERROR		
5	ldi r16, DATA	TWDR = DATA;	
	out TWDR, r16	TWCR = (1 < TWINT)	Load DATA into TWDR Register.
	ldi r16, (1< <twint) th=""  <=""><th>(1~~1WEN),</th><th>start transmission of data</th></twint)>	(1~~1WEN),	start transmission of data
	wait3:	<b>while</b> (!(TWCR & (1< <twint)))< th=""><th></th></twint)))<>	
	in r16.TWCR	:	Wait for I WIN I Flag set. This
6	sbrs r16, TWINT	, ,	transmitted, and ACK/NACK has
	rimp wait3		been received.
	in r16, TWSR	<b>if</b> ((TWSR & 0xF8) !=	Check value of TMI Status
	<b>andi</b> r16, 0xF8	MT_DATA_ACK)	Begister Mask prescaler hits If
	<b>cpi</b> r16, MT DATA ACK	ERROR();	status different from
_	brne ERROR		MT_DATA_ACK go to ERROR
/	<b>ldi</b> r16,	TWCR = (1< <twint) (1<<twen)="" th=""  =""  <=""><th></th></twint)>	
	(1< <twint) (1<<twen)="" th=""  =""  <=""><th>(1&lt;<twsto);< th=""><th></th></twsto);<></th></twint)>	(1< <twsto);< th=""><th></th></twsto);<>	
	(1< <twsto)< th=""><th></th><th>Transmit STOP condition</th></twsto)<>		Transmit STOP condition
	out TWCR, r16		







A START condition is sent by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwс	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	Х

TWEN must be set to enable the 2-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be written to one to clear the TWINT Flag. The TWI will then test the 2-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been transmitted, the TWINT Flag is set by hardware, and the status code in TWSR will be 0x08 (see Table 19-3). In order to enter MT mode, SLA+W must be transmitted. This is done by writing SLA+W to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	0	0	Х	1	0	Х

When SLA+W have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x18, 0x20, or 0x38. The appropriate action to be taken for each of these status codes is detailed in Table 19-3.

When SLA+W has been successfully transmitted, a data packet should be transmitted. This is done by writing the data byte to TWDR. TWDR must only be written when TWINT is high. If not, the access will be discarded, and the Write Collision bit (TWWC) will be set in the TWCR Register. After updating TWDR, the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	0	0	Х	1	0	Х

This scheme is repeated until the last byte has been sent and the transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	0	1	Х	1	0	Х

A REPEATED START condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	Х

 Two or more masters are accessing different slaves. In this case, arbitration will occur in the SLA bits. Masters trying to output a one on SDA while another Master outputs a zero will lose the arbitration. Masters losing arbitration in SLA will switch to Slave mode to check if they are being addressed by the winning Master. If addressed, they will switch to SR or ST mode, depending on the value of the READ/WRITE bit. If they are not being addressed, they will switch to not addressed Slave mode or wait until the bus is free and transmit a new START condition, depending on application software action.

This is summarized in Figure 19-22. Possible status values are given in circles.





# 20. Analog Comparator

The Analog Comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator output, ACO, is set. The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 20-1.

The Power Reduction ADC bit, PRADC, in "Power Reduction Register - PRR" on page 40 must be disabled by writing a logical zero to be able to use the ADC input MUX.



# ATmega48/88/168

Figure 27-17. Standby Supply Current vs. V<sub>CC</sub> (Full Swing Crystal Oscillator)



# 27.7 Pin Pull-up





I/O PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE





# 336 ATmega48/88/168

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	-	-	-	-	-	-	-	-	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	250
(0x7B)	ADCSRB	-	ACME	_	-	_	ADTS2	ADTS1	ADTS0	253
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	251
(0x79)	ADCH				ADC Data Rec	ister High byte	-	-		253
(0x78)	ADCI				ADC Data Be	nister I ow byte				253
(0x77)	Reserved	_	_	_	-	_	_	_	_	200
(0x76)	Beserved	_	<u> </u>	_	_	_	_	_	_	
(0x76)	Beserved	_							_	
(0x73)	Reserved	_			_			_	_	
(0x74)	Reserved	_		_			_	_	_	
(0x73)	Reserved	-	-	_	-	_	_	_	_	
(0x72)	Reserved	-	-	-	-		-	-	-	
(UX71)	Reserved	-	-	_	-		-	-	-	
(0x70)	TIMSK2	-	-	-	-		OCIE2B	OCIE2A	TOIE2	154
(0x6F)	TIMSK1	-	-	ICIE1	-	_	OCIE1B	OCIE1A	TOIE1	133
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	I OIE0	104
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	87
(0x6C)	PCMSK1	-	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	87
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	87
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	-	-	-	-	ISC11	ISC10	ISC01	ISC00	84
(0x68)	PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL				Oscillator Calib	oration Register				32
(0x65)	Reserved	-	-	-	-	-	-	-	-	
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	-	PRTIM1	PRSPI	PRUSART0	PRADC	40
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	35
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	52
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	9
0x3E (0x5E)	SPH	-	-	_	-	_	(SP10) <sup>5.</sup>	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x5C)	Reserved	-	-	-	-	-	_	_	-	
0x3B (0x5B)	Reserved	_	_	_	_	_	_	_	_	
0x3A (0x5A)	Reserved	_	_	_	_	_	_	_	_	
0x39 (0x59)	Reserved	_	_	_	_	_	_	_	_	
0x38 (0x58)	Beserved	_		_	_		_	_	_	
0x37 (0x57)	SPMCSB	SPMIE	(BWWSB)5.	_	(BW/WSBE)5.	BIBSET	PGWRT	PGERS	SELEPRGEN	269
0x36 (0x56)	Beserved		(1111106)		(111110112)	-	-			205
0x35 (0x55)	MCLICR				BLID			IVSEI	IVCE	
0x35 (0x55)	MCUSB	-	-	_	FUD	-	-	EVTRE	POPE	
0x34 (0x54)	SMCB	-	-	_	-	SM0	BURF SM1	EATRF		97
0x33 (0x53)	Beserved	-	-	_	-	311/2	SIVIT	31010	36	
0x32 (0x52)	Reserved	-	-	-	-		-	-	-	
0x31 (0x51)	Reserved	-	-	-	-	-	-	-	-	
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIST	ACISO	236
0x2F (0x4F)	Reserved	-	-	-	-	-	-	-	-	
0x2E (0x4E)	SPDR	-	r		SPI Data	Register				166
0x2D (0x4D)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	166
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	164
0x2B (0x4B)	GPIOR2				General Purpos	e I/O Register 2				24
0x2A (0x4A)	GPIOR1				General Purpos	e I/O Register 1				24
0x29 (0x49)	Reserved	-	-	-	-	-	-	-	-	
0x28 (0x48)	OCR0B			Ti	mer/Counter0 Outp	ut Compare Regis	ster B			
0x27 (0x47)	OCR0A			Ti	mer/Counter0 Outp	ut Compare Regis	ster A			
0x26 (0x46)	TCNT0				Timer/Cou	nter0 (8-bit)				
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	<u> </u>
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	l
0x23 (0x43)	GTCCR	TSM	_	_	_	-	_	PSRASY	PSRSYNC	137/158
0x22 (0x42)	EEARH			(	EEPROM Address I	Register High Byt	e) <sup>5.</sup>			19
0x21 (0x41)	EEARL			```	EEPROM Address	Register Low By	te			19
0x20 (0x40)	EEDR	1			EEPROM D	ata Register				19
0x1F (0x3F)	EECR	_	_	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	19
0x1E (0x3E)	GPIOR0				General Purpos	e I/O Register 0				24
0x1D (0x3D)	FIMSK	_	_	_	-	_	_	INT1	INTO	85
0x1C (0x3C)	EIFR	_	_	_	_	_	_	INTF1	INTEO	85

