

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I²C, IrDA, LINbus, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	65
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D - 12b SAR
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (Tj)
Mounting Type	Surface Mount
Package / Case	125-VFBGA
Supplier Device Package	125-BGA (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32pg12b500f1024il125-c">https://www.e-xfl.com/product-detail/silicon-labs/efm32pg12b500f1024il125-c</a>

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Max load current	$I_{LOAD\_MAX}$	Low noise (LN) mode, Heavy Drive <sup>2</sup> , $T_{amb} \leq 85^{\circ}\text{C}$	—	—	TBD	mA
		Low noise (LN) mode, Heavy Drive <sup>2</sup> , $T_{amb} > 85^{\circ}\text{C}$	—	—	TBD	mA
		Low noise (LN) mode, Medium Drive <sup>2</sup>	—	—	TBD	mA
		Low noise (LN) mode, Light Drive <sup>2</sup>	—	—	TBD	mA
		Low power (LP) mode, $LPCMPBIASEMxx^3 = 0$	—	—	TBD	$\mu\text{A}$
		Low power (LP) mode, $LPCMPBIASEMxx^3 = 3$	—	—	TBD	mA
DCDC nominal output capacitor <sup>5</sup>	$C_{DCDC}$	25% tolerance	1	4.7	4.7	$\mu\text{F}$
DCDC nominal output inductor	$L_{DCDC}$	20% tolerance	4.7	4.7	4.7	$\mu\text{H}$
Resistance in Bypass mode	$R_{BYP}$		—	1.2	TBD	$\Omega$

**Note:**

1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage,  $V_{REGVDD}$ .
2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.
3. In EMU\_DCDCMISCCTRL register.
4. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits.
5. Output voltage under/over-shoot and regulation are specified with  $C_{DCDC}$  4.7  $\mu\text{F}$ . Different control loop settings must be used if  $C_{DCDC}$  is lower than 4.7  $\mu\text{F}$ .

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM4S mode	$I_{EM4S}$	No RAM retention, no RTCC	—	0.07	TBD	$\mu A$

**Note:**

1. CMU\_HFXOCTRL\_LOWPOWER=1.
2. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM0 mode with all peripherals disabled and voltage scaling enabled, DCDC in LP mode <sup>3</sup> .	I <sub>ACTIVE_LPM_VS</sub>	19 MHz HFRCO, CPU running while loop from flash	—	58	—	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	196	—	µA/MHz
Current consumption in EM1 mode with all peripherals disabled, DCDC in Low Noise DCM mode <sup>2</sup> .	I <sub>EM1_DCM</sub>	38.4 MHz crystal <sup>4</sup>	—	56	—	µA/MHz
		38 MHz HFRCO	—	41	—	µA/MHz
		26 MHz HFRCO	—	48	—	µA/MHz
		1 MHz HFRCO	—	610	—	µA/MHz
Current consumption in EM1 mode with all peripherals disabled, DCDC in Low Power mode <sup>3</sup> .	I <sub>EM1_LPM</sub>	38.4 MHz crystal <sup>4</sup>	—	49	—	µA/MHz
		38 MHz HFRCO	—	33	—	µA/MHz
		26 MHz HFRCO	—	35	—	µA/MHz
		1 MHz HFRCO	—	193	—	µA/MHz
Current consumption in EM1 mode with all peripherals disabled and voltage scaling enabled, DCDC in Low Noise DCM mode <sup>2</sup> .	I <sub>EM1_DCM_VS</sub>	19 MHz HFRCO	—	52	—	µA/MHz
		1 MHz HFRCO	—	587	—	µA/MHz
Current consumption in EM1 mode with all peripherals disabled and voltage scaling enabled. DCDC in LP mode <sup>3</sup> .	I <sub>EM1_LPM_VS</sub>	19 MHz HFRCO	—	32	—	µA/MHz
		1 MHz HFRCO	—	170	—	µA/MHz
Current consumption in EM2 mode, with votage scaling enabled, DCDC in LP mode. <sup>3</sup>	I <sub>EM2_VS</sub>	Full 256 kB RAM retention and RTCC running from LFXO	—	2.1	—	µA
		Full 256 kB RAM retention and RTCC running from LFRCO	—	2.2	—	µA
		16 kB (1 bank) RAM retention and RTCC running from LFRCO <sup>5</sup>	—	1.5	—	µA
Current consumption in EM3 mode, with voltage scaling enabled.	I <sub>EM3_VS</sub>	Full 256 kB RAM retention and CRYOTIMER running from ULFRCO	—	1.81	—	µA
Current consumption in EM4H mode, with voltage scaling enabled.	I <sub>EM4H_VS</sub>	128 byte RAM retention, RTCC running from LFXO	—	0.69	—	µA
		128 byte RAM retention, CRYOTIMER running from ULFRCO	—	0.39	—	µA
		128 byte RAM retention, no RTCC	—	0.39	—	µA
Current consumption in EM4S mode	I <sub>EM4S</sub>	No RAM retention, no RTCC	—	0.06	—	µA

**Note:**

1. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD.
2. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD.
3. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPCMPBIASEM234H=0, LPCLIMILIM-SEL=1, ANASW=DVDD.
4. CMU\_HFXOCTRL\_LOWPOWER=1.
5. CMU\_LFRCOCTRL\_ENVREF = 1, CMU\_LFRCOCTRL\_VREFUPDATE = 1

## 4.1.8.2 High-Frequency Crystal Oscillator (HFXO)

Table 4.11. High-Frequency Crystal Oscillator (HFXO)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Crystal frequency	$f_{HFXO}$		38	38.4	40	MHz
Supported crystal equivalent series resistance (ESR)	$ESR_{HFXO\_38M4}$	Crystal frequency 38.4 MHz	—	—	60	$\Omega$
Supported range of crystal load capacitance <sup>1</sup>	$C_{HFXO\_CL}$		6	—	12	pF
On-chip tuning cap range <sup>2</sup>	$C_{HFXO\_T}$	On each of HFXTAL_N and HFXTAL_P pins	TBD	20	TBD	pF
On-chip tuning capacitance step	$SS_{HFXO}$		—	0.04	—	pF
Startup time	$t_{HFXO}$	38.4 MHz, ESR = 50 Ohm, $C_L$ = 10 pF	—	300	—	$\mu s$
Frequency tolerance for the crystal	$FT_{HFXO}$	38.4 MHz, ESR = 50 Ohm, $C_L$ = 10 pF	-40	—	40	ppm

**Note:**

- 1. Total load capacitance as seen by the crystal.
- 2. The effective load capacitance seen by the crystal will be  $C_{HFXO\_T} / 2$ . This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal. .

## 4.1.8.3 Low-Frequency RC Oscillator (LFRCO)

Table 4.12. Low-Frequency RC Oscillator (LFRCO)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Oscillation frequency	$f_{LFRCO}$	ENVREF <sup>2</sup> = 1	TBD	32.768	TBD	kHz
		ENVREF <sup>2</sup> = 1, $T_{AMB} > 85^\circ C$	TBD	32.768	TBD	kHz
		ENVREF <sup>2</sup> = 0	TBD	32.768	TBD	kHz
		ENVREF <sup>2</sup> = 0, $T_{AMB} > 85^\circ C$	TBD	32.768	TBD	kHz
Startup time	$t_{LFRCO}$		—	500	—	$\mu s$
Current consumption <sup>1</sup>	$I_{LFRCO}$	ENVREF = 1 in CMU_LFRCOCTRL	—	370	—	nA
		ENVREF = 0 in CMU_LFRCOCTRL	—	520	—	nA

**Note:**

- 1. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register.
- 2. in CMU\_LFRCOCTRL register.

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
ADC clock frequency	f <sub>ADCCLK</sub>		—	—	16	MHz
Throughput rate	f <sub>ADC RATE</sub>		—	—	1	Msps
Conversion time <sup>1</sup>	t <sub>ADCCONV</sub>	6 bit	—	7	—	cycles
		8 bit	—	9	—	cycles
		12 bit	—	13	—	cycles
Startup time of reference generator and ADC core	t <sub>ADCSTART</sub>	WARMUPMODE <sup>4</sup> = NORMAL	—	—	5	μs
		WARMUPMODE <sup>4</sup> = KEEPIN-STANDBY	—	—	2	μs
		WARMUPMODE <sup>4</sup> = KEEPINSLOWACC	—	—	1	μs
SNDR at 1Msps and f <sub>IN</sub> = 10kHz	SNDR <sub>ADC</sub>	Internal reference, 2.5 V full-scale, differential (-1.25, 1.25)	TBD	67	—	dB
		vrefp_in = 1.25 V direct mode with 2.5 V full-scale, differential	—	68	—	dB
Spurious-free dynamic range (SFDR)	SFDR <sub>ADC</sub>	1 MSamples/s, 10 kHz full-scale sine wave	—	75	—	dB
Differential non-linearity (DNL)	DNL <sub>ADC</sub>	12 bit resolution, No missing codes	TBD	—	TBD	LSB
Integral non-linearity (INL), End point method	INL <sub>ADC</sub>	12 bit resolution	TBD	—	TBD	LSB
Offset error	V <sub>ADC OFFSETERR</sub>		TBD	0	TBD	LSB
Gain error in ADC	V <sub>ADCGAIN</sub>	Using internal reference	—	-0.2	TBD	%
		Using external reference	—	-1	—	%
Temperature sensor slope	V <sub>TS_SLOPE</sub>		—	-1.84	—	mV/°C

**Note:**

1. Derived from ADCCLK.
2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU\_PWRCTRL.
3. In ADCn\_BIASPROG register.
4. In ADCn\_CNTL register.

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1.	ACMPVDD	is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD.				
2.		The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference. $I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$ .				
3.		$\pm 100$ mV differential drive.				
4.		In ACMPn_CTRL register.				
5.		In ACMPn_HYSTERESIS register.				
6.		In ACMPn_INPUTSEL register.				

**4.1.17 Operational Amplifier (OPAMP)**

Unless otherwise indicated, specified conditions are: Non-inverting input configuration, VDD = 3.3 V, DRIVESTRENGTH = 2, MAINOUTEN = 1, CLOAD = 75 pF with OUTSCALE = 0, or CLOAD = 37.5 pF with OUTSCALE = 1. Unit gain buffer and 3X-gain connection as specified in table footnotes<sup>8</sup> <sup>1</sup>.

**Table 4.24. Operational Amplifier (OPAMP)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply voltage	V <sub>OPA</sub>	HCMDIS = 0, Rail-to-rail input range	2	—	3.8	V
		HCMDIS = 1	1.62	—	3.8	V
Input voltage	V <sub>IN</sub>	HCMDIS = 0, Rail-to-rail input range	V <sub>VSS</sub>	—	V <sub>OPA</sub>	V
		HCMDIS = 1	V <sub>VSS</sub>	—	V <sub>OPA-1.2</sub>	V
Input impedance	R <sub>IN</sub>		100	—	—	MΩ
Output voltage	V <sub>OUT</sub>		V <sub>VSS</sub>	—	V <sub>OPA</sub>	V
Load capacitance <sup>2</sup>	C <sub>LOAD</sub>	OUTSCALE = 0	—	—	75	pF
		OUTSCALE = 1	—	—	37.5	pF
Output impedance	R <sub>OUT</sub>	DRIVESTRENGTH = 2 or 3, 0.4 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.4 V, -8 mA < I <sub>OUT</sub> < 8 mA, Buffer connection, Full supply range	—	0.25	—	Ω
		DRIVESTRENGTH = 0 or 1, 0.4 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.4 V, -400 μA < I <sub>OUT</sub> < 400 μA, Buffer connection, Full supply range	—	0.6	—	Ω
		DRIVESTRENGTH = 2 or 3, 0.1 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.1 V, -2 mA < I <sub>OUT</sub> < 2 mA, Buffer connection, Full supply range	—	0.4	—	Ω
		DRIVESTRENGTH = 0 or 1, 0.1 V ≤ V <sub>OUT</sub> ≤ V <sub>OPA</sub> - 0.1 V, -100 μA < I <sub>OUT</sub> < 100 μA, Buffer connection, Full supply range	—	1	—	Ω
Internal closed-loop gain	G <sub>CL</sub>	Buffer connection	TBD	1	TBD	-
		3x Gain connection	TBD	2.99	TBD	-
		16x Gain connection	TBD	15.7	TBD	-
Active current <sup>4</sup>	I <sub>OPA</sub>	DRIVESTRENGTH = 3, OUTSCALE = 0	—	580	—	μA
		DRIVESTRENGTH = 2, OUTSCALE = 0	—	176	—	μA
		DRIVESTRENGTH = 1, OUTSCALE = 0	—	13	—	μA
		DRIVESTRENGTH = 0, OUTSCALE = 0	—	4.7	—	μA

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Note:</b>						
1.	Specified configuration for 3X-Gain configuration is: INCBW = 1, HCMDIS = 1, RESINSEL = VSS, $V_{INPUT} = 0.5\text{ V}$ , $V_{OUTPUT} = 1.5\text{ V}$ . Nominal voltage gain is 3.					
2.	If the maximum $C_{LOAD}$ is exceeded, an isolation resistor is required for stability. See AN0038 for more information.					
3.	When INCBW is set to 1 the OPAMP bandwidth is increased. This is allowed only when the non-inverting close-loop gain is $\geq 3$ , or the OPAMP may not be stable.					
4.	Current into the load resistor is excluded. When the OPAMP is connected with closed-loop gain $> 1$ , there will be extra current to drive the resistor feedback network. The internal resistor feedback network has total resistance of 143.5 kOhm, which will cause another $\sim 10\text{ }\mu\text{A}$ current when the OPAMP drives 1.5 V between output and ground.					
5.	Step between 0.2V and $V_{OPA}-0.2\text{V}$ , 10%-90% rising/falling range.					
6.	From enable to output settled. In sample-and-hold mode, RC network after OPAMP will contribute extra delay. Settling error $< 1\text{mV}$ .					
7.	In unit gain connection, UGF is the gain-bandwidth product of the OPAMP. In 3x Gain connection, UGF is the gain-bandwidth product of the OPAMP and 1/3 attenuation of the feedback network.					
8.	Specified configuration for Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESINSEL = DISABLE. $V_{INPUT} = 0.5\text{ V}$ , $V_{OUTPUT} = 0.5\text{ V}$ .					
9.	When HCMDIS=1 and input common mode transitions the region from $V_{OPA}-1.4\text{V}$ to $V_{OPA}-1\text{V}$ , input offset will change. PSRR and CMRR specifications do not apply to this transition region.					

#### 4.1.18 Pulse Counter (PCNT)

Table 4.25. Pulse Counter (PCNT)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input frequency	$F_{IN}$	Asynchronous Single and Quadrature Modes	—	—	10	MHz
		Sampled Modes with Debounce filter set to 0.	—	—	8	kHz
Setup time in asynchronous external clock mode	$t_{SU\_S1N\_S0N}$	S1N (data) to S0N (clock)	TBD	—	—	ns


#### 4.1.19 Analog Port (APORT)

Table 4.26. Analog Port (APORT)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply current <sup>1</sup>	$I_{APORT}$	Continuous operation	—	7	—	$\mu\text{A}$

**Note:**

- Supply current increase that occurs when an analog peripheral requests access to APORT. This current is not included in reported module currents. Additional peripherals requesting access to APORT do not incur further current.



**Figure 4.4. EM1 Sleep Mode Typical Supply Current vs. Temperature**

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.




Figure 4.5. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Temperature

LN (CCM) and LP mode transition (load: 5mA)




Load Step Response in LN (CCM) mode  
(Heavy Drive)

Figure 4.9. DC-DC Converter Transition Waveforms

## 5. Typical Connection Diagrams


### 5.1 Power

Typical power supply connections for direct supply, without using the internal DC-DC converter, are shown in [Figure 5.1 EFM32PG12 Typical Application Circuit, Direct Supply, No DC-DC Converter on page 59](#).



**Figure 5.1. EFM32PG12 Typical Application Circuit, Direct Supply, No DC-DC Converter**

A typical application circuit using the internal DC-DC converter is shown in [Figure 5.2 EFM32PG12 Typical Application Circuit Using the DC-DC Converter on page 59](#). The MCU operates from the DC-DC converter supply.



**Figure 5.2. EFM32PG12 Typical Application Circuit Using the DC-DC Converter**

### 5.2 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN0002: "Hardware Design Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website ([www.silabs.com/32bit-appnotes](http://www.silabs.com/32bit-appnotes)).

Pin		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
D2	PF13	BUSAY BUSBX	WTIM1_CC3 #31 PCNT1_S0IN #26 PCNT1_S1IN #25 PCNT2_S0IN #26 PCNT2_S1IN #25	US2_TX #26 US2_RX #25 US2_CLK #24 US2_CS #23 US2_CTS #22 US2_RTS #21 US3_TX #26 US3_RX #25 US3_CLK #24 US3_CS #23 US3_CTS #22 US3_RTS #21 I2C1_SDA #26 I2C1_SCL #25	
D3	PF12	BUSBY BUSAX	WTIM1_CC3 #30 PCNT1_S0IN #25 PCNT1_S1IN #24 PCNT2_S0IN #25 PCNT2_S1IN #24	US2_TX #25 US2_RX #24 US2_CLK #23 US2_CS #22 US2_CTS #21 US2_RTS #20 US3_TX #25 US3_RX #24 US3_CLK #23 US3_CS #22 US3_CTS #21 US3_RTS #20 I2C1_SDA #25 I2C1_SCL #24	ETM_TD3 #0
D11	PB11	BUSCY BUSDX OPA2_P	TIM0_CC0 #6 TIM0_CC1 #5 TIM0_CC2 #4 TIM0_CDTI0 #3 TIM0_CDTI1 #2 TIM0_CDTI2 #1 TIM1_CC0 #6 TIM1_CC1 #5 TIM1_CC2 #4 TIM1_CC3 #3 WTIM0_CC0 #15 WTIM0_CC1 #13 WTIM0_CC2 #11 WTIM0_CDTI0 #7 WTIM0_CDTI1 #5 WTIM0_CDTI2 #3 LE- TIM0_OUT0 #6 LE- TIM0_OUT1 #5 PCNT0_S0IN #6 PCNT0_S1IN #5	US0_TX #6 US0_RX #5 US0_CLK #4 US0_CS #3 US0_CTS #2 US0_RTS #1 US1_TX #6 US1_RX #5 US1_CLK #4 US1_CS #3 US1_CTS #2 US1_RTS #1 US3_TX #15 US3_RX #14 US3_CLK #13 US3_CS #12 US3_CTS #11 US3_RTS #10 LEU0_TX #6 LEU0_RX #5 I2C0_SDA #6 I2C0_SCL #5	PRS_CH6 #6 PRS_CH7 #5 PRS_CH8 #4 PRS_CH9 #3 ACMP0_O #6 ACMP1_O #6
D12	PB10	OPA2_OUTALT #1 BUSDY BUSCX	WTIM0_CC0 #14 WTIM0_CC1 #12 WTIM0_CC2 #10 WTIM0_CDTI0 #6 WTIM0_CDTI1 #4 WTIM0_CDTI2 #2 PCNT1_S0IN #10 PCNT1_S1IN #9 PCNT2_S0IN #10 PCNT2_S1IN #9	US2_TX #13 US2_RX #12 US2_CLK #11 US2_CS #10 US2_CTS #9 US2_RTS #8 US3_TX #14 US3_RX #13 US3_CLK #12 US3_CS #11 US3_CTS #10 US3_RTS #9 I2C1_SDA #10 I2C1_SCL #9	

Pin		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
M9	PD9	BUSCY BUSDX	TIM0_CC0 #17 TIM0_CC1 #16 TIM0_CC2 #15 TIM0_CDTI0 #14 TIM0_CDTI1 #13 TIM0_CDTI2 #12 TIM1_CC0 #17 TIM1_CC1 #16 TIM1_CC2 #15 TIM1_CC3 #14 WTIM0_CC1 #31 WTIM0_CC2 #29 WTIM0_CDTI0 #25 WTIM0_CDTI1 #23 WTIM0_CDTI2 #21 WTIM1_CC0 #17 WTIM1_CC1 #15 WTIM1_CC2 #13 WTIM1_CC3 #11 LE- TIM0_OUT0 #17 LE- TIM0_OUT1 #16 PCNT0_S0IN #17 PCNT0_S1IN #16	US0_TX #17 US0_RX #16 US0_CLK #15 US0_CS #14 US0_CTS #13 US0_RTS #12 US1_TX #17 US1_RX #16 US1_CLK #15 US1_CS #14 US1_CTS #13 US1_RTS #12 US3_TX #1 US3_RX #0 US3_CLK #31 US3_CS #30 US3_CTS #29 US3_RTS #28 LEU0_TX #17 LEU0_RX #16 I2C0_SDA #17 I2C0_SCL #16	CMU_CLK0 #4 PRS_CH3 #8 PRS_CH4 #0 PRS_CH5 #6 PRS_CH6 #11 ACMP0_O #17 ACMP1_O #17 LES_CH1
M10	PD11	BUSCY BUSDX	TIM0_CC0 #19 TIM0_CC1 #18 TIM0_CC2 #17 TIM0_CDTI0 #16 TIM0_CDTI1 #15 TIM0_CDTI2 #14 TIM1_CC0 #19 TIM1_CC1 #18 TIM1_CC2 #17 TIM1_CC3 #16 WTIM0_CC2 #31 WTIM0_CDTI0 #27 WTIM0_CDTI1 #25 WTIM0_CDTI2 #23 WTIM1_CC0 #19 WTIM1_CC1 #17 WTIM1_CC2 #15 WTIM1_CC3 #13 LE- TIM0_OUT0 #19 LE- TIM0_OUT1 #18 PCNT0_S0IN #19 PCNT0_S1IN #18	US0_TX #19 US0_RX #18 US0_CLK #17 US0_CS #16 US0_CTS #15 US0_RTS #14 US1_TX #19 US1_RX #18 US1_CLK #17 US1_CS #16 US1_CTS #15 US1_RTS #14 US3_TX #3 US3_RX #2 US3_CLK #1 US3_CS #0 US3_CTS #31 US3_RTS #30 LEU0_TX #19 LEU0_RX #18 I2C0_SDA #19 I2C0_SCL #18	PRS_CH3 #10 PRS_CH4 #2 PRS_CH5 #1 PRS_CH6 #13 ACMP0_O #19 ACMP1_O #19 LES_CH3

Pin		Pin Alternate Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other
19	PD10	BUSDY BUSCX	TIM0_CC0 #18 TIM0_CC1 #17 TIM0_CC2 #16 TIM0_CDTI0 #15 TIM0_CDTI1 #14 TIM0_CDTI2 #13 TIM1_CC0 #18 TIM1_CC1 #17 TIM1_CC2 #16 TIM1_CC3 #15 WTIM0_CC2 #30 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI2 #22 WTIM1_CC0 #18 WTIM1_CC1 #16 WTIM1_CC2 #14 WTIM1_CC3 #12 LE- TIM0_OUT0 #18 LE- TIM0_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17	US0_TX #18 US0_RX #17 US0_CLK #16 US0_CS #15 US0_CTS #14 US0_RTS #13 US1_TX #18 US1_RX #17 US1_CLK #16 US1_CS #15 US1_CTS #14 US1_RTS #13 US3_TX #2 US3_RX #1 US3_CLK #0 US3_CS #31 US3_CTS #30 US3_RTS #29 LEU0_TX #18 LEU0_RX #17 I2C0_SDA #18 I2C0_SCL #17	CMU_CLK1 #4 PRS_CH3 #9 PRS_CH4 #1 PRS_CH5 #0 PRS_CH6 #12 ACMP0_O #18 ACMP1_O #18 LES_CH2
20	PD11	BUSCY BUSDX	TIM0_CC0 #19 TIM0_CC1 #18 TIM0_CC2 #17 TIM0_CDTI0 #16 TIM0_CDTI1 #15 TIM0_CDTI2 #14 TIM1_CC0 #19 TIM1_CC1 #18 TIM1_CC2 #17 TIM1_CC3 #16 WTIM0_CC2 #31 WTIM0_CDTI0 #27 WTIM0_CDTI1 #25 WTIM0_CDTI2 #23 WTIM1_CC0 #19 WTIM1_CC1 #17 WTIM1_CC2 #15 WTIM1_CC3 #13 LE- TIM0_OUT0 #19 LE- TIM0_OUT1 #18 PCNT0_S0IN #19 PCNT0_S1IN #18	US0_TX #19 US0_RX #18 US0_CLK #17 US0_CS #16 US0_CTS #15 US0_RTS #14 US1_TX #19 US1_RX #18 US1_CLK #17 US1_CS #16 US1_CTS #15 US1_RTS #14 US3_TX #3 US3_RX #2 US3_CLK #1 US3_CS #0 US3_CTS #31 US3_RTS #30 LEU0_TX #19 LEU0_RX #18 I2C0_SDA #19 I2C0_SCL #18	PRS_CH3 #10 PRS_CH4 #2 PRS_CH5 #1 PRS_CH6 #13 ACMP0_O #19 ACMP1_O #19 LES_CH3

### 6.3 Alternate Functionality Overview

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 6.5. Alternate Functionality Overview**

Alternate	LOCATION								
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
ACMP0_O	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 17: PD9 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Analog comparator ACMP0, digital output.
ACMP1_O	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 17: PD9 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Analog comparator ACMP1, digital output.
ADC0_EXTN	0: PA0								Analog to digital converter ADC0 external reference input negative pin.
ADC0_EXTP	0: PA1								Analog to digital converter ADC0 external reference input positive pin.
BOOT_RX	0: PF1								Bootloader RX.
BOOT_TX	0: PF0								Bootloader TX.
CMU_CLK0	0: PA1 1: PB15 2: PC6 3: PC11	4: PD9 5: PD14 6: PF2 7: PF7							Clock Management Unit, clock output number 0.
CMU_CLK1	0: PA0 1: PB14 2: PC7 3: PC10	4: PD10 5: PD15 6: PF3 7: PF6							Clock Management Unit, clock output number 1.
CMU_CLKIO	0: PB13 1: PF7 2: PC6 3: PB6	4: PA5							Clock Management Unit, clock output number IO.

Alternate	LOCATION									
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description	
US1_RTS	0: PA5 1: PB11 2: PB12 3: PB13	4: PB14 5: PB15 6: PC6 7: PC7	8: PC8 9: PC9 10: PC10 11: PC11	12: PD9 13: PD10 14: PD11 15: PD12	16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3 23: PF4	24: PF5 25: PF6 26: PF7 27: PA0	28: PA1 29: PA2 30: PA3 31: PA4	USART1 Request To Send hardware flow control output.	
US1_RX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 6: PB12 7: PB13	8: PB14 9: PB15 10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11	16: PD9 17: PD10 18: PD11 19: PD12	20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).	
US1_TX	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11 7: PB12	8: PB13 9: PB14 10: PB15 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11 17: PD9 18: PD10 19: PD11	20: PD12 21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	USART1 Asynchronous Transmit. Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	
US2_CLK	0: PA7 1: PA8 2: PA9 3: PI0	4: PI1 5: PI2 6: PI3 7: PB6	8: PB7 9: PB8 10: PB9 11: PB10	12: PF0 13: PF1 14: PF3 15: PF4	16: PF5 17: PF6 18: PF7 19: PF8	20: PF9 21: PF10 22: PF11 23: PF12	24: PF13 25: PF14 26: PF15 27: PK0	28: PK1 29: PK2 30: PA5 31: PA6	USART2 clock input / output.	
US2_CS	0: PA8 1: PA9 2: PI0 3: PI1	4: PI2 5: PI3 6: PB6 7: PB7	8: PB8 9: PB9 10: PB10 11: PF0	12: PF1 13: PF3 14: PF4 15: PF5	16: PF6 17: PF7 18: PF8 19: PF9	20: PF10 21: PF11 22: PF12 23: PF13	24: PF14 25: PF15 26: PK0 27: PK1	28: PK2 29: PA5 30: PA6 31: PA7	USART2 chip select input / output.	
US2_CTS	0: PA9 1: PI0 2: PI1 3: PI2	4: PI3 5: PB6 6: PB7 7: PB8	8: PB9 9: PB10 10: PF0 11: PF1	12: PF3 13: PF4 14: PF5 15: PF6	16: PF7 17: PF8 18: PF9 19: PF10	20: PF11 21: PF12 22: PF13 23: PF14	24: PF15 25: PK0 26: PK1 27: PK2	28: PA5 29: PA6 30: PA7 31: PA8	USART2 Clear To Send hardware flow control input.	
US2_RTS	0: PI0 1: PI1 2: PI2 3: PI3	4: PB6 5: PB7 6: PB8 7: PB9	8: PB10 9: PF0 10: PF1 11: PF3	12: PF4 13: PF5 14: PF6 15: PF7	16: PF8 17: PF9 18: PF10 19: PF11	20: PF12 21: PF13 22: PF14 23: PF15	24: PK0 25: PK1 26: PK2 27: PA5	28: PA6 29: PA7 30: PA8 31: PA9	USART2 Request To Send hardware flow control output.	
US2_RX	0: PA6 1: PA7 2: PA8 3: PA9	4: PI0 5: PI1 6: PI2 7: PI3	8: PB6 9: PB7 10: PB8 11: PB9	12: PB10 13: PF0 14: PF1 15: PF3	16: PF4 17: PF5 18: PF6 19: PF7	20: PF8 21: PF9 22: PF10 23: PF11	24: PF12 25: PF13 26: PF14 27: PF15	28: PK0 29: PK1 30: PK2 31: PA5	USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO).	
US2_TX	0: PA5 1: PA6 2: PA7 3: PA8	4: PA9 5: PI0 6: PI1 7: PI2	8: PI3 9: PB6 10: PB7 11: PB8	12: PB9 13: PB10 14: PF0 15: PF1	16: PF3 17: PF4 18: PF5 19: PF6	20: PF7 21: PF8 22: PF9 23: PF10	24: PF11 25: PF12 26: PF13 27: PF14	28: PF15 29: PK0 30: PK1 31: PK2	USART2 Asynchronous Transmit. Also used as receive input in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI).	

Table 6.8. ADC0 Bus and Pin Mapping

APORT4Y	APORT4X	APORT3Y	APORT3X	APORT2Y	APORT2X	APORT1Y	APORT1X	APORT0Y	APORT0X	Port
BUSDY	BUSDX	BUSCY	BUSCX	BUSBY	BUSBX	BUSA	BUSA	BUSADC0Y	BUSADC0X	Bus
PB15	PB15			PF15	PF15					CH31
PB14	PB13	PB13	PB14	PF14		PF14				CH30
PB12	PB11	PB11	PB12	PF12		PF13				CH29
PB10	PB9	PB9	PB10	PF10		PF11		PF12		CH28
PB8	PB7	PB7	PB8	PF8		PF9		PF10		CH27
PB6			PB6	PF6		PF7		PF8		CH26
				PF4		PF9		PF11		CH25
				PF2		PF3		PF12		CH24
				PF0		PF5		PF13		CH23
				PF1		PF4		PF14		CH22
				PF1		PF8		PF15		CH21
				PF0		PF2		PF16		CH20
PA6	PA7	PA7	PA6			PF3		PF17		CH19
PA5	PA5	PA5	PA4			PF4		PF18		CH18
PA4	PA3	PA3	PA4			PF5		PF19		CH17
PA2	PA2	PA2	PA1			PF6		PF20		CH16
PA0	PA1	PA1	PA0			PF7		PF21		CH15
PD15	PD15	PD13	PD14	PC6		PF0		PF22		CH14
PD14	PD13	PD13	PD12	PC4		PF1		PF23		CH13
PD12	PD11	PD11	PD10	PC2		PF2		PF24		CH12
PD10	PD9	PD9	PD8	PC0		PC1		PF0		CH11
PD8						PC0		PF1		CH10

APORT4Y	APORT3Y	APORT2Y	APORT1Y	APORT1X	APORT3X	APORT2X	APORT1X	APORT4Y	APORT3Y	APORT2Y	APORT1Y	Port
BUSDY	BUSCY	BUSBY	BUSAY	BUSDX	BUSCX	BUSBX	BUSAX	BUSDY	BUSCY	BUSBY	BUSAY	Bus
PB15		PF15		PB15		PF15		PB15		PF15		CH31
PB14		PF14		PB14		PF14		PB14		PF14		CH30
PB13		PF13		PB13		PF13		PB13		PF13		CH29
PB12		PF12		PB12		PF12		PB12		PF12		CH28
PB11		PF11		PB11		PF11		PB11		PF11		CH27
PB10		PF10		PB10		PF10		PB10		PF10		CH26
PB9		PF9		PB9		PF9		PB9		PF9		CH25
PB8		PF8		PB8		PF8		PB8		PF8		CH24
PB7		PF7		PB7		PF7		PB7		PF7		CH23
PB6		PF6		PB6		PF6		PB6		PF6		CH22
		PF5				PF5				PF5		CH21
		PF4				PF4				PF4		CH20
		PF3				PF3				PF3		CH19
		PF2				PF2				PF2		CH18
		PF1				PF1				PF1		CH17
		PF0				PF0				PF0		CH16
		PA7				PA7				PA7		CH15
PA6		PA5				PA6				PA6		CH14
PA4		PA3				PA4				PA5		CH13
PA2		PC10				PA3		PC11		PA4		CH12
PA1		PC9				PA2		PC10		PA3		CH11
PA0		PC8				PA1		PC9		PA2		CH10
PD14		PC6				PD15		PC7		PA1		CH9
PD13		PC5				PD14		PC6		PA0		CH8
PD12		PC4				PD13		PC5		PD15		CH7
PD11		PC3				PD12		PC4		PD13		CH6
PD10		PC2				PD11		PC3		PD12		CH5
PD9		PC1				PD10		PC2		PD11		CH4
PD8		PC0				PD9		PC1		PD10		CH3
						PD8		PC0		PD9		CH2
										PD8		CH1
										PD0		CH0

---

<b>6. Pin Definitions . . . . .</b>	<b>60</b>
6.1 EFM32PG12B5xx in BGA125 Device Pinout . . . . .	.60
6.1.1 EFM32PG12B5xx in BGA125 GPIO Overview . . . . .	.82
6.2 EFM32PG12B5xx in QFN48 Device Pinout . . . . .	.83
6.2.1 EFM32PG12B5xx in QFN48 GPIO Overview . . . . .	.98
6.3 Alternate Functionality Overview . . . . .	.99
6.4 Analog Port (APORT) Client Maps . . . . .	111
<b>7. BGA125 Package Specifications . . . . .</b>	<b>120</b>
7.1 BGA125 Package Dimensions . . . . .	120
7.2 BGA125 PCB Land Pattern . . . . .	122
7.3 BGA125 Package Marking . . . . .	124
<b>8. QFN48 Package Specifications . . . . .</b>	<b>125</b>
8.1 QFN48 Package Dimensions . . . . .	125
8.2 QFN48 PCB Land Pattern . . . . .	127
8.3 QFN48 Package Marking . . . . .	129
<b>9. Revision History . . . . .</b>	<b>130</b>
9.1 Revision 0.5 . . . . .	130
9.2 Revision 0.2 . . . . .	130
<b>Table of Contents . . . . .</b>	<b>131</b>