



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	36MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	51
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f101rgt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of figures

Figure 1.	STM32F101xF and STM32F101xG access line block diagram	12
Figure 2.	Clock tree	13
Figure 3.	LQFP144 pinout	23
Figure 4.	LQFP100 pinout	24
Figure 5.	LQFP64 pinout	25
Figure 6.	Memory map	34
Figure 7.	Pin loading conditions	36
Figure 8.	Pin input voltage	36
Figure 9.	Power supply scheme.	36
Figure 10.	Current consumption measurement scheme	37
Figure 11.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
0	code with data processing running from RAM, peripherals enabled.	43
Figure 12.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
-	code with data processing running from RAM, peripherals disabled	43
Figure 13.	Typical current consumption on V _{BAT} with RTC on vs. temperature at	
U	different V _{BAT} values	45
Figure 14.	Typical current consumption in Standby mode versus temperature at	
U	different V _{DD} values	45
Figure 15.	High-speed external clock source AC timing diagram	51
Figure 16.	Low-speed external clock source AC timing diagram	51
Figure 17.	Typical application with an 8 MHz crystal	53
Figure 18.	Typical application with a 32.768 kHz crystal	54
Figure 19.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	58
Figure 20.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	59
Figure 21.	Asynchronous multiplexed NOR/PSRAM read waveforms.	60
Figure 22.	Asynchronous multiplexed NOR/PSRAM write waveforms	62
Figure 23.	Synchronous multiplexed NOR/PSRAM read timings	63
Figure 24.	Synchronous multiplexed PSRAM write timings	65
Figure 25.	Synchronous non-multiplexed NOR/PSRAM read timings	67
Figure 26.	Synchronous non-multiplexed PSRAM write timings	68
Figure 27.	PC Card/CompactFlash controller waveforms for common memory read access	70
Figure 28.	PC Card/CompactFlash controller waveforms for common memory write access	70
Figure 29.	PC Card/CompactFlash controller waveforms for attribute memory read	
	access	71
Figure 30.	PC Card/CompactFlash controller waveforms for attribute memory write	
	access	72
Figure 31.	PC Card/CompactFlash controller waveforms for I/O space read access	72
Figure 32.	PC Card/CompactFlash controller waveforms for I/O space write access	73
Figure 33.	NAND controller waveforms for read access	75
Figure 34.	NAND controller waveforms for write access	75
Figure 35.	NAND controller waveforms for common memory read access	75
Figure 36.	NAND controller waveforms for common memory write access	76
Figure 37	Standard I/O input characteristics - CMOS port	81
Figure 38	Standard I/O input characteristics - TTL port	81
Figure 39	5 V tolerant I/O input characteristics - CMOS port	82
Figure 40	5 V tolerant I/O input characteristics - TTL port	82
Figure 41	I/O AC characteristics definition	85
Figure 42	Recommended NRST pin protection	86
. iguio 42.		00



2.1 Device overview

The STM32F101xx XL-density access line family offers devices in 3 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

Figure 1 shows the general block diagram of the device family.

Perip	oherals	STM32	-101Rx	STM32F101Vx		STM32F101Zx	
Flash memory		768 KB	1 MB	768 KB	1 MB	768 KB	1 MB
SRAM in Kbytes		8	0	8	0	8	D
FSMC		N	0	Ye	es	Ye	es
Timoro	General-purpose			1	0		
Timers	Basic			2	2		
	SPI			3	3		
Communication	l ² C			2			
	USART	5					
GPIOs		51		80		11	2
12-bit ADC		1					
Number of chann	neis	10					
12-bit DAC		YES					
Number of chanr	nels	2					
CPU frequency		36 MHz					
Operating voltage		2.0 to 3.6 V					
Operating temperatures		Ambient temperature: -40 to +85 °C (see <i>Table 10</i>) Junction temperature: -40 to +105 °C (see <i>Table 10</i>)					∈ 10) ∋ 10)
Package		LQF	P64	LQFP	100 ⁽¹⁾	LQFF	P144

 For the LQFP100 package, only FSMC Bank1 and Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.







1. $T_A = -40$ °C to +85 °C (junction temperature up to 105 °C).

2. AF = alternate function on I/O port pin.



STM32F101xF, STM32F101xG



Figure 2. Clock tree

1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 36 MHz.

2. To have an ADC conversion time of 1 μ s, APB2 must be at 14 MHz or 28 MHz.



The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

2.3.24 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V_{REF+}

Seven DAC trigger inputs are used in the STM32F101xF and STM32F101xG access line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

2.3.25 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.3.26 Serial wire JTAG debug port (SWJ-DP)

The ARM[®] SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

2.3.27 Embedded Trace Macrocell™

The ARM[®] Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.





Figure 4. LQFP100 pinout

1. The above figure shows the package top view.



	Pins						Alternate functions ⁽⁴⁾		
LQFP144	LQFP64	LQFP100	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap	
37	17	26	PA3	I/O	-	PA3	USART2_RX ⁽⁸⁾ / TIM5_CH4/ ADC_IN3 / TIM2_CH4 ⁽⁸⁾ / TIM9_CH2	-	
38	18	27	V _{SS_4}	s	-	V _{SS_4}	-	-	
39	19	28	V _{DD_4}	s	-	V _{DD_4}	-	-	
40	20	29	PA4	I/O	-	PA4	SPI1_NSS/ DAC_OUT1 / ADC_IN4 / USART2_CK ⁽⁸⁾	-	
41	21	30	PA5	I/O	-	PA5	SPI1_SCK / DAC_OUT2 / ADC_IN5	-	
42	22	31	PA6	I/O	-	PA6	SPI1_MISO / ADC_IN6 / TIM3_CH1 ⁽⁸⁾ / TIM13_CH1	-	
43	23	32	PA7	I/O	-	PA7	SPI1_MOSI / ADC_IN7 / TIM3_CH2 ⁽⁸⁾ / TIM14_CH1	-	
44	24	33	PC4	I/O	-	PC4	ADC_IN14	-	
45	25	34	PC5	I/O	-	PC5	ADC_IN15	-	
46	26	35	PB0	I/O	-	PB0	ADC_IN8 / TIM3_CH3 ⁽⁸⁾	-	
47	27	36	PB1	I/O	-	PB1	ADC_IN9 / TIM3_CH4 ⁽⁸⁾	-	
48	28	37	PB2	I/O	FT	PB2/BOOT1	-	-	
49	-	-	PF11	I/O	FT	PF11	FSMC_NIOS16	-	
50	-	-	PF12	I/O	FT	PF12	FSMC_A6	-	
51	-	-	V _{SS_6}	S	-	V _{SS_6}	-	-	
52	-	-	V _{DD_6}	s	-	V _{DD_6}	-	-	
53	-	-	PF13	I/O	FT	PF13	FSMC_A7	-	
54	-	-	PF14	I/O	FT	PF14	FSMC_A8	-	
55	-	-	PF15	I/O	FT	PF15	FSMC_A9	-	
56	-	-	PG0	I/O	FT	PG0	FSMC_A10	-	
57	-	-	PG1	I/O	FT	PG1	FSMC_A11	-	
58	-	38	PE7	I/O	FT	PE7	FSMC_D4	-	
59	-	39	PE8	I/O	FT	PE8	FSMC_D5	-	
60	-	40	PE9	I/O	FT	PE9	FSMC_D6	-	
61	-	-	V _{SS 7}	S	-	V _{SS 7}	-	-	

Table 5. STM32F101xF/STM32F101xG pin definitions (continued)



5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 12* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
V	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
VPVD		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
VDOD/DDD	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
• POK/PDR	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	-	-	40	-	mV
t _{RSTTEMPO} ⁽²⁾	Reset temporization	-	1.5	2.5	3.5	ms

1. The product behavior is guaranteed by design down to the minimum $V_{\text{POR/PDR}}$ value.

2. Guaranteed by design.





Figure 11. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled

Figure 12. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled





Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if it is explicitly mentioned
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 36 MHz)
- Prefetch is on (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f_{PCLK1} = f_{HCLK/4}, f_{PCLK2} = f_{HCLK/2}, f_{ADCCLK} = f_{PCLK2}/4
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK}$, $f_{PCLK2} = f_{HCLK}$, $f_{ADCCLK} = f_{PCLK2}/2$

The parameters given in *Table 18* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

		Conditions		Typ ⁽¹⁾	Typ ⁽¹⁾	
Symbol	Parameter		^f нс∟к	All peripherals enabled ⁽²⁾	All peripherals disabled	Unit
			36 MHz	28.5	18.7	
			24 MHz	24.1	12.8	
			16 MHz	14	9.2	
			8 MHz	7.7	5.4	
		External clock ⁽³⁾	4 MHz	4.6	3.4	
	Supply current in Run mode		2 MHz	3	2.3	
			1 MHz	2.2	1.8	
			500 kHz	1.7	1.5	
			125 kHz	1.4	1.3	
DD		Run mode Run mode	36 MHz	27.5	17.5	ША
			24 MHz	18.9	11.6	
			16 MHz	12.2	8.2	
		internal RC	8 MHz	7.2	4.8	
		(HSI), AHB	4 MHz	4	2.7	
		used to	2 MHz	2.3	1.7	
		reduce the frequency	1 MHz	1.5	1.2	
		12	500 kHz	1.1	0.9	
			125 kHz	0.75	0.7	

Table 18. Typical current consumption in Run mode, code with data processing
running from Flash

1. Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

DocID16553 Rev 5



- 2. Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com
- 3. Guaranteed by design.
- 4. Guaranteed by characterization results.

Low-speed internal (LSI) RC oscillator

Table 26. LSI oscillator characteristics ⁽¹⁾

Symbol	Parameter	Min	Тур	Мах	Unit
f _{LSI} ⁽²⁾	Frequency	30	40	60	kHz
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	0.65	1.2	μÂ

1. V_{DD} = 3 V, T_A = -40 to 85 °C unless otherwise specified.

- 2. Guaranteed by characterization results.
- 3. Guaranteed by design.

Wakeup time from low-power mode

The wakeup times given in *Table 27* are measured on a wakeup phase with an 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Symbol	Parameter	Тур	Unit	
t _{WUSLEEP} (1)	Wakeup from Sleep mode	1.8	μs	
t _{WUSTOP} ⁽¹⁾	Wakeup from Stop mode (regulator in run mode)	3.6		
	Wakeup from Stop mode (regulator in low-power mode)	5.4	μs	
t _{WUSTDBY} ⁽¹⁾	Wakeup from Standby mode	50	μs	

Table 27. Low-power mode wakeup timings

1. The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.





Figure 32. PC Card/CompactFlash controller waveforms for I/O space write access

Table 39. Switching characteristics for PC Card/CF read and write cycles in attribute/common space

Symbol	Parameter	Min	Мах	Unit
t _{v(NCEx-A)}	FSMC_NCEx low to FSMC_Ay valid	-	0	
t _{h(NCEx-AI)}	FSMC_NCEx high to FSMC_Ax invalid	0	-	
t _{d(NREG-NCEx)}	FSMC_NCEx low to FSMC_NREG valid	-	2	
t _{h(NCEx-NREG)}	FSMC_NCEx high to FSMC_NREG invalid	t _{HCLK} + 4	-	
t _{d(NCEx_NWE)}	FSMC_NCEx low to FSMC_NWE low	-	5t _{HCLK} + 1	
t _{d(NCEx_NOE)}	FSMC_NCEx low to FSMC_NOE low	-	5t _{HCLK} + 1	
t _{w(NOE)}	FSMC_NOE low width	8t _{HCLK} - 0.5	8t _{HCLK} + 1	
t _{d(NOE-NCEx}	FSMC_NOE high to FSMC_NCEx high	5t _{HCLK} - 0.5	-	ne
t _{su(D-NOE)}	FSMC_D[15:0] valid data before FSMC_NOE high	32	-	115
t _{h(NOE-D)}	FSMC_NOE high to FSMC_D[15:0] invalid	t _{HCLK}	-	
t _{w(NWE)}	FSMC_NWE low width	8t _{HCLK} – 1	8t _{HCLK} + 4	
t _{d(NWE_NCEx)}	FSMC_NWE high to FSMC_NCEx high	5t _{HCLK} + 1.5	-	
t _{d(NCEx-NWE)}	FSMC_NCEx low to FSMC_NWE low	-	5t _{HCLK} + 1	
t _{v(NWE-D)}	FSMC_NWE low to FSMC_D[15:0] valid	-	0	
t _{h(NWE-D)}	FSMC_NWE high to FSMC_D[15:0] invalid	11t _{HCLK}	-	
t _{d(D-NWE)}	FSMC_D[15:0] valid before FSMC_NWE high	13t _{HCLK} + 2.5	-	



Symbol	Parameter	Min	Мах	Unit
tw _(NIOWR)	FSMC_NIOWR low width	8 THCLK	-	ns
tv _(NIOWR-D)	FSMC_NIOWR low to FSMC_D[15:0] valid	-	5 THCLK - 4	ns
th _(NIOWR-D)	FSMC_NIOWR high to FSMC_D[15:0] invalid	11THCLK- 7	-	ns
td _(NCE4_1-NIOWR)	FSMC_NCE4_1 low to FSMC_NIOWR valid	-	5THCLK + 1	ns
th _(NCEx-NIOWR)	FSMC_NCEx high to FSMC_NIOWR invalid	5THCLK - 2.5	-	ns
td _(NIORD-NCEx)	FSMC_NCEx low to FSMC_NIORD valid	-	5THCLK - 0.5	ns
th _(NCEx-NIORD)	FSMC_NCEx high to FSMC_NIORD) valid	5 THCLK - 0.5	-	ns
tw _(NIORD)	FSMC_NIORD low width	8THCLK	-	ns
tsu _(D-NIORD)	FSMC_D[15:0] valid before FSMC_NIORD high	28	-	ns
td _(NIORD-D)	FSMC_D[15:0] valid after FSMC_NIORD high	3	-	ns

Table 40. Switching characteristics for PC Card/CF read and write cycles in I/O spac

NAND controller waveforms and timings

Figure 33 through *Figure 36* represent synchronous waveforms and *Table 40* and *Table 41* provide the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime = 0x00;
- COM.FSMC_WaitSetupTime = 0x02;
- COM.FSMC HoldSetupTime = 0x02;
- COM.FSMC HiZSetupTime = 0x00;
- ATT.FSMC_SetupTime = 0x01;
- ATT.FSMC_WaitSetupTime = 0x02;
- ATT.FSMC HoldSetupTime = 0x01;
- ATT.FSMC_HiZSetupTime = 0x00;
- Bank = FSMC_Bank_NAND;
- MemoryDataWidth = FSMC_MemoryDataWidth_16b;
- ECC = FSMC_ECC_Enable;
- ECCPageSize = FSMC_ECCPageSize_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0;



The test results are given in Table 46

Symbol		Functional s			
	Description	Negative injection	Positive injection	Unit	
I _{INJ}	Injected current on OSC_IN32, OSC_OUT32, PA4, PA5, PC13	-0	+0		
	Injected current on all FT pins	-5	+0	mA	
	Injected current on any other pin	-5	+5		

Table 46. I/O current injection susceptibility





Figure 37. Standard I/O input characteristics - CMOS port

Figure 38. Standard I/O input characteristics - TTL port





Electrical characteristics

Symbol	Parameter	Condi	tions	Min	Тур	Max ⁽¹⁾	Unit	Comments
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer ON			0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer ON			-	-	V _{DDA} – 0.2	v	code (0x0E0) to (0xF1C) at V_{REF+} = 3.6 V and (0x155) and (0xEAB) at V_{REF+} = 2.4 V.
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer OFF			-	0.5	-	mV	It gives the maximum output
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer OFF			-	-	V _{REF+} – 1LSB	v	excursion of the DAC.
I _{DDVREF+}	DAC DC current consumption in quiescent mode (Standby mode)			-	-	220	μA	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs.
I _{DDA}	DAC DC current consumption in quiescent mode ⁽³⁾			-	-	380	μA	With no load, middle code (0x800) on the inputs.
				-	-	480	μA	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs.
DNL ⁽¹⁾	Differential non linearity Difference between two consecutive code- 1LSB)			-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
				-	-	±2	LSB	Given for the DAC in 12-bit configuration.
INL ⁽¹⁾	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)			-	-	±1	LSB	Given for the DAC in 10-bit configuration.
				-	-	±4	LSB	Given for the DAC in 12-bit configuration.
Offset ⁽¹⁾	Offset error			-	-	±10	mV	-
	(difference between measured value at Code (0x800) and the ideal value = $V_{REF+}/2$)			-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V.
				-	-	±12	LSB	Given for the DAC in 12-bit at V _{REF+} = 3.6 V.
Gain error ⁽¹⁾	Gain error			-	-	±0.5	%	Given for the DAC in 12bit configuration.

Table 60. DAC characteristics (continued)



STM32F101xF, STM32F101xG

Symbol	Parameter	Cond	itions	Min	Тур	Max ⁽¹⁾	Unit	Comments
tsettling	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB			-	3	4	μs	C _{LOAD} ≤50 pF, R _{LOAD} ≥ 5 kΩ
Update rate ⁽¹⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)			-	-	1	MS/s	C_{LOAD} ≤ 50 pF, R_{LOAD} ≥ 5 kΩ
t _{wakeup} (1)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)			-	6.5	10	μs	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$ input code between lowest and highest possible ones.
PSRR+ ⁽²⁾	Power supply rejection ratio (to V _{DDA}) (static DC measurement			-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 60. DAC characteristics (continued)

1. Preliminary values.

2. Guaranteed by design.

3. Quiescent mode refers to the state of the DAC when a steady value is kept on the output so that no dynamic consumption is involved.



Figure 51. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.



5.3.20 Temperature sensor characteristics

Table	61.	TS	chara	cteristics
	••••			

Symbol	Parameter	Min	Тур	Мах	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25°C	1.34	1.43	1.52	V
t _{START} ⁽²⁾	Startup time	4	-	10	μs
$T_{S_{temp}}^{(3)(2)}$	ADC sampling time when reading the temperature	-	-	17.1	μs

1. Preliminary values.

2. Guaranteed by design.

3. Shortest sampling time can be determined in the application by multiple iterations.



Symbol		millimeters				
	Min	Тур	Мах	Min	Тур	Мах
е	-	0.500	-	-	0.0197	-
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

Table 64. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are in millimeters.



6.4.2 Evaluating the maximum junction temperature for an application

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 66: STM32F101xF and STM32F101xG ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature. Here, only temperature range 6 is available (-40 to 85 °C).

The following example shows how to calculate the temperature range needed for a given application, making it possible to check whether the required temperature range is compatible with the STM32F10xxx junction temperature range.

Example: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82$ °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL}= 0.4 V and maximum 8 I/Os used at the same time in output mode at low level with I_{OL} = 20 mA, V_{OL}= 1.3 V P_{INTmax} = 50 mA × 3.5 V= 175 mW

P_{IOmax} = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW

P_{Dmax} = 175 + 272 = 447 mW

Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table* 66 T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W

T_{Jmax} = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.1 °C = 102.1 °C

This is within the junction temperature range of the STM32F10xxx ($-40 < T_J < 105 \text{ °C}$).





DocID16553 Rev 5

