



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | ARM® Cortex®-M3   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 36MHz   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                       |
| Peripherals                | DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT                             |
| Number of I/O              | 112   |
| Program Memory Size        | 768KB (768K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 80K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V   |
| Data Converters            | A/D 16x12b; D/A 2x12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 144-LQFP  |
| Supplier Device Package    | 144-LQFP (20x20)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f101zft6 |

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| 8 | Revis  | ion hist | ory 1  | 114 |
|---|--------|----------|--|-----|
| 7 | Part r | numberi  | ng 1   | 113 |
|   |        | 6.4.2    | Evaluating the maximum junction temperature for an application | 112 |
|   |        | 6.4.1    | Reference document   | 111 |
|   | 6.4    | Therma   | characteristics  | 111 |
|   | 6.3    | LQFP64   | information  | 108 |
|   | 6.2    | LQFP10   | 0 package information  | 105 |
|   | 6.1    | LQFP14   | 4 package information  | 101 |



# 2.3 Overview

# 2.3.1 ARM<sup>®</sup> Cortex<sup>®</sup>-M3 core with embedded Flash and SRAM

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 processor is the latest generation of ARM<sup>®</sup> processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM<sup>®</sup> core in the memory size usually associated with 8- and 16-bit devices.

The STM32F101xF and STM32F101xG access line family having an embedded ARM<sup>®</sup> core, is therefore compatible with all ARM<sup>®</sup> tools and software.

*Figure 1* shows the general block diagram of the device family.

#### 2.3.2 Memory protection unit

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

#### 2.3.3 Embedded Flash memory

768 Kbytes to 1 Mbyte of embedded Flash are available for storing programs and data. The Flash memory is organized as two banks. The first bank has a size of 512 Kbytes. The second bank is either 256 or 512 Kbytes depending on the device. This gives the device the capability of writing to one bank while executing code from the other bank (read-while-write capability).

#### 2.3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.



DocID16553 Rev 5



Figure 5. LQFP64 pinout

1. The above figure shows the package top view.

|         | Pins   |         |                                |                     |                            |  | Alternate functions <sup>(4)</sup> |          |
|---------|--------|---------|--------------------------------|---------------------|----------------------------|--|------------------------------------|----------|
| LQFP144 | LQFP64 | LQFP100 | Pin name                       | Type <sup>(1)</sup> | I / O level <sup>(2)</sup> | Main<br>function <sup>(3)</sup><br>(after reset) | Default                            | Remap    |
| 1       | -      | 1       | PE2                            | I/O                 | FT                         | PE2  | TRACECLK / FSMC_A23                | -        |
| 2       | -      | 2       | PE3                            | I/O                 | FT                         | PE3  | TRACED0 / FSMC_A19                 | -        |
| 3       | -      | 3       | PE4                            | I/O                 | FT                         | PE4  | TRACED1 / FSMC_A20                 | -        |
| 4       | -      | 4       | PE5                            | I/O                 | FT                         | PE5  | TRACED2 / FSMC_A21                 | TIM9_CH1 |
| 5       | -      | 5       | PE6                            | I/O                 | FT                         | PE6  | TRACED3 / FSMC_A22                 | TIM9_CH2 |
| 6       | 1      | 6       | V <sub>BAT</sub>               | S                   | -                          | V <sub>BAT</sub>                                 | -                                  | -        |
| 7       | 2      | 7       | PC13-TAMPER-RTC <sup>(5)</sup> | I/O                 | -                          | PC13 <sup>(6)</sup>                              | TAMPER-RTC                         | -        |
| 8       | 3      | 8       | PC14-OSC32_IN <sup>(5)</sup>   | I/O                 | -                          | PC14 <sup>(6)</sup>                              | OSC32_IN                           | -        |
| 9       | 4      | 9       | PC15-OSC32_OUT <sup>(5)</sup>  | I/O                 | -                          | PC15 <sup>(6)</sup>                              | OSC32_OUT                          | -        |
| 10      | -      | -       | PF0                            | I/O                 | FT                         | PF0  | FSMC_A0                            | -        |
| 11      | -      | -       | PF1                            | I/O                 | FT                         | PF1  | FSMC_A1                            | -        |

#### Table 5. STM32F101xF/STM32F101xG pin definitions



|         | Pins   |         |                   |                     |                            |  | Alternate functions <sup>(4)</sup> |                                 |
|---------|--------|---------|-------------------|---------------------|----------------------------|--|------------------------------------|---------------------------------|
| LQFP144 | LQFP64 | LQFP100 | Pin name          | Type <sup>(1)</sup> | I / O level <sup>(2)</sup> | Main<br>function <sup>(3)</sup><br>(after reset) | Default                            | Remap                           |
| 88      | -      | -       | PG3               | I/O                 | FT                         | PG3  | FSMC_A13                           | -                               |
| 89      | -      | -       | PG4               | I/O                 | FT                         | PG4  | FSMC_A14                           | -                               |
| 90      | -      | -       | PG5               | I/O                 | FT                         | PG5  | FSMC_A15                           | -                               |
| 91      | -      | -       | PG6               | I/O                 | FT                         | PG6  | FSMC_INT2                          | -                               |
| 92      | -      | -       | PG7               | I/O                 | FT                         | PG7  | FSMC_INT3                          | -                               |
| 93      | -      | -       | PG8               | I/O                 | FT                         | PG8  | -                                  | -                               |
| 94      | -      | -       | V <sub>SS_9</sub> | s                   | -                          | V <sub>SS_9</sub>                                | -                                  | -                               |
| 95      | -      | -       | V <sub>DD_9</sub> | s                   | -                          | V <sub>DD_9</sub>                                | -                                  | -                               |
| 96      | 37     | 63      | PC6               | I/O                 | FT                         | PC6  | -                                  | TIM3_CH1                        |
| 97      | 38     | 64      | PC7               | I/O                 | FT                         | PC7  | -                                  | TIM3_CH2                        |
| 98      | 39     | 65      | PC8               | I/O                 | FT                         | PC8  | -                                  | TIM3_CH3                        |
| 99      | 40     | 66      | PC9               | I/O                 | FT                         | PC9  | -                                  | TIM3_CH4                        |
| 100     | 41     | 67      | PA8               | I/O                 | FT                         | PA8  | USART1_CK / MCO                    | -                               |
| 101     | 42     | 68      | PA9               | I/O                 | FT                         | PA9  | USART1_TX <sup>(8)</sup>           | -                               |
| 102     | 43     | 69      | PA10              | I/O                 | FT                         | PA10   | USART1_RX <sup>(8)</sup>           | -                               |
| 103     | 44     | 70      | PA11              | I/O                 | FT                         | PA11   | USART1_CTS                         | -                               |
| 104     | 45     | 71      | PA12              | I/O                 | FT                         | PA12   | USART1_RTS                         | -                               |
| 105     | 46     | 72      | PA13              | I/O                 | FT                         | JTMS-SWDIO                                       | -                                  | PA13                            |
| 106     | -      | 73      |                   |                     |                            | Not cor  | nnected                            |                                 |
| 107     | 47     | 74      | V <sub>SS_2</sub> | S                   | -                          | V <sub>SS_2</sub>                                | -                                  | -                               |
| 108     | 48     | 75      | V <sub>DD_2</sub> | s                   | -                          | V <sub>DD_2</sub>                                | -                                  | -                               |
| 109     | 49     | 76      | PA14              | I/O                 | FT                         | JTCK-<br>SWCLK                                   | -                                  | PA14                            |
| 110     | 50     | 77      | PA15              | I/O                 | FT                         | JTDI   | SPI3_NSS                           | TIM2_CH1_ETR/<br>PA15 /SPI1_NSS |
| 111     | 51     | 78      | PC10              | I/O                 | FT                         | PC10   | UART4_TX                           | USART3_TX                       |
| 112     | 52     | 79      | PC11              | I/O                 | FT                         | PC11   | UART4_RX                           | USART3_RX                       |
| 113     | 53     | 80      | PC12              | I/O                 | FT                         | PC12   | UART5_TX                           | USART3_CK                       |
| 114     | -      | 81      | PD0               | I/O                 | FT                         | -  | FSMC_D2 <sup>(9)</sup>             | -                               |
| 115     | -      | 82      | PD1               | I/O                 | FT                         | -  | FSMC_D3 <sup>(9)</sup>             | -                               |

### Table 5. STM32F101xF/STM32F101xG pin definitions (continued)





Figure 13. Typical current consumption on  $\rm V_{BAT}$  with RTC on vs. temperature at different  $\rm V_{BAT}$  values

Figure 14. Typical current consumption in Standby mode versus temperature at different  $V_{\text{DD}}$  values





#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol                              | Parameter   | Conditions   | Min | Тур | Max | Unit |
|-------------------------------------|---|--|-----|-----|-----|------|
| f <sub>OSC_IN</sub>                 | Oscillator frequency  | -  | 4   | 8   | 16  | MHz  |
| R <sub>F</sub>                      | Feedback resistor   | -  | -   | 200 | -   | kΩ   |
| С                                   | Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$ | R <sub>S</sub> = 30 Ω                                      | -   | 30  | -   | pF   |
| i <sub>2</sub>                      | HSE driving current   | $V_{DD}$ = 3.3 V<br>$V_{IN}$ = $V_{SS}$ with 30 pF<br>load | -   | -   | 1   | mA   |
| 9 <sub>m</sub>                      | Oscillator transconductance   | Startup  | 25  | -   | -   | mA/V |
| t <sub>SU(HSE)</sub> <sup>(4)</sup> | Startup time  | V <sub>DD</sub> is stabilized                              | -   | 2   | -   | ms   |

| Table 23. HSE 4-16 MHz oscillator characteristics <sup>(1)</sup> |
|--|
|--|

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by characterization results.

3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.

4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 17*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.



| Symbol                    | Parameter                             | Min                      | Max | Unit |
|---------------------------|---------------------------------------|--------------------------|-----|------|
| t <sub>h(A_NOE)</sub>     | Address hold time after FSMC_NOE high | t <sub>HCLK</sub> -2     | -   | ns   |
| t <sub>h(BL_NOE)</sub>    | FSMC_BL hold time after FSMC_NOE high | 0.5                      | -   | ns   |
| t <sub>v(BL_NE)</sub>     | FSMC_NEx low to FSMC_BL valid         | -                        | 0   | ns   |
| t <sub>su(Data_NE)</sub>  | Data to FSMC_NEx high setup time      | 4t <sub>HCLK</sub> - 0.5 | -   | ns   |
| t <sub>su(Data_NOE)</sub> | Data to FSMC_NOE high setup time      | 4t <sub>HCLK</sub> - 1   | -   | ns   |
| t <sub>h(Data_NE)</sub>   | Data hold time after FSMC_NEx high    | 0                        | -   | ns   |
| t <sub>h(Data_NOE)</sub>  | Data hold time after FSMC_NOE high    | 0                        | -   | ns   |

## Table 33. Asynchronous multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup> (continued)

1. C<sub>L</sub> = 15 pF.

2. Guaranteed by characterization results.













# Table 37. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

| Symbol                       | Parameter                                    | Min  | Max                   | Unit |
|------------------------------|--|------|-----------------------|------|
| t <sub>w(CLK)</sub>          | FSMC_CLK period                              | 27.6 | -                     | ns   |
| t <sub>d(CLKL-NExL)</sub>    | FSMC_CLK low to FSMC_NEx low (x = 02)        | -    | 1.5                   | ns   |
| t <sub>d(CLKL-NExH)</sub>    | FSMC_CLK low to FSMC_NEx high (x = 02)       | 2    | -                     | ns   |
| t <sub>d(CLKL-NADVL)</sub>   | FSMC_CLK low to FSMC_NADV low                | -    | 0.5                   | ns   |
| t <sub>d(CLKL-NADVH)</sub>   | FSMC_CLK low to FSMC_NADV high               | 1    | -                     | ns   |
| t <sub>d(CLKL-AV)</sub>      | FSMC_CLK low to FSMC_Ax valid (x = 025)      | -    | 0                     | ns   |
| t <sub>d(CLKL-AIV)</sub>     | FSMC_CLK low to FSMC_Ax invalid (x = 025)    | 2    | -                     | ns   |
| t <sub>d(CLKL-NOEL)</sub>    | FSMC_CLK low to FSMC_NOE low                 | -    | t <sub>HCLK</sub> + 1 | ns   |
| t <sub>d(CLKL-NOEH)</sub>    | FSMC_CLK low to FSMC_NOE high                | 1.5  | -                     | ns   |
| t <sub>su(DV-CLKH)</sub>     | FSMC_D[15:0] valid data before FSMC_CLK high | 3.5  | -                     | ns   |
| t <sub>h(CLKH-DV)</sub>      | FSMC_D[15:0] valid data after FSMC_CLK high  | 0    | -                     | ns   |
| t <sub>su(NWAITV-CLKH)</sub> | FSMC_NWAIT valid before FSMC_SMCLK high      | 7    | -                     | ns   |
| t <sub>h(CLKH-NWAITV)</sub>  | FSMC_NWAIT valid after FSMC_CLK high         | 2    | -                     | ns   |

1. C<sub>L</sub> = 15 pF.



| Symbol                       | Parameter                             | Min | Max | Unit |
|------------------------------|---------------------------------------|-----|-----|------|
| t <sub>su(NWAITV-CLKH)</sub> | FSMC_NWAIT valid before FSMC_CLK high | 7   | -   | ns   |
| t <sub>h(CLKH-NWAITV)</sub>  | FSMC_NWAIT valid after FSMC_CLK high  | 2   | -   | ns   |

#### Table 38. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup> (continued)

1. C<sub>L</sub> = 15 pF.

2. Guaranteed by characterization results.

#### PC Card/CompactFlash controller waveforms and timings

*Figure 27* through *Figure 32* represent synchronous waveforms and *Table 40* and *Table 41* provide the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x04;
- COM.FSMC\_WaitSetupTime = 0x07;
- COM.FSMC\_HoldSetupTime = 0x04;
- COM.FSMC\_HiZSetupTime = 0x00;
- ATT.FSMC SetupTime = 0x04;
- ATT.FSMC\_WaitSetupTime = 0x07;
- ATT.FSMC\_HoldSetupTime = 0x04;
- ATT.FSMC HiZSetupTime = 0x00;
- IO.FSMC\_SetupTime = 0x04;
- IO.FSMC WaitSetupTime = 0x07;
- IO.FSMC HoldSetupTime = 0x04;
- IO.FSMC\_HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0;



The test results are given in *Table 42*. They are based on the EMS levels and classes defined in application note AN1709.

| Symbol            | Parameter   | Conditions   | Level/Class |
|-------------------|---|--|-------------|
| V <sub>FESD</sub> | Voltage limits to be applied on any I/O pin to induce a functional disturbance  | $V_{DD} = 3.3 \text{ V}, \text{LQFP144}, T_A = +25 °C, f_{HCLK} = 36 \text{ MHz} conforms to IEC 61000-4-2$  | 2B          |
| V <sub>EFTB</sub> | Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance | $\label{eq:VDD} \begin{array}{l} V_{DD} = 3.3 \text{ V}, \text{ LQFP144}, \\ T_A = +25 \ ^\circ\text{C}, \ f_{HCLK} = 36 \ \text{MHz} \\ \text{conforms to IEC 61000-4-4} \end{array}$ | 4A          |

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pre qualification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second. To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

| Symbol           | Parameter  | Conditions   | Monitored         | Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ] | Unit |
|------------------|------------|--|-------------------|--|------|
| Cymbol           |            | Conditions   | frequency band    | 8/36 MHz                                       |      |
| S <sub>EMI</sub> | Peak level | Peak level $V_{DD} = 3.3 \text{ V}, T_A = 25 \degree \text{C}, - LQFP144 \text{ package compliant with IEC 61967-2}$ | 0.1 MHz to 30 MHz | 8  |      |
|                  |            |  | 30 MHz to 130 MHz | 27   | dBµV |
|                  |            |  | 130 MHz to 1 GHz  | 26   |      |
|                  |            |  | SAE EMI Level     | 4  | -    |

| Table | 43.         | EMI | characteristics |
|-------|-------------|-----|-----------------|
| IUNIC | <b>TV</b> . |     | unu uotoristios |



#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 41* and *Table 49*, respectively.

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

| MODEx<br>[1:0] bit<br>value <sup>(1)</sup> | Symbol                  | Parameter   | Conditions  | Мах                | Unit |
|--|-------------------------|---|---|--------------------|------|
|  | f <sub>max(IO)out</sub> | Maximum frequency <sup>(2)</sup>                                      | $C_L$ = 50 pF, $V_{DD}$ = 2 V to 3.6 V                          | 2                  | MHz  |
| 10   | t <sub>f(IO)out</sub>   | Output high to low level fall time                                    | C = 50  pE V = 2 V  to  3  eV                                   | 125 <sup>(3)</sup> | 20   |
|  | t <sub>r(IO)out</sub>   | Output low to high level rise time                                    | C <sub>L</sub> = 30 μr, v <sub>DD</sub> = 2 v to 3.0 v          | 125 <sup>(3)</sup> | 115  |
|  | f <sub>max(IO)out</sub> | Maximum frequency <sup>(2)</sup>                                      | $C_{L}$ = 50 pF, $V_{DD}$ = 2 V to 3.6 V                        | 10                 | MHz  |
| 01   | t <sub>f(IO)out</sub>   | Output high to low level fall time                                    |   | 25 <sup>(3)</sup>  |      |
|  | t <sub>r(IO)out</sub>   | Output low to high level rise time                                    | $C_{L} = 50 \text{ pr}, V_{DD} = 2 \text{ V to 3.6 V}$          | 25 <sup>(3)</sup>  | ns   |
|  |                         |   | $C_L$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V                        | 50                 | MHz  |
|  | F <sub>max(IO)out</sub> | Maximum Frequency <sup>(2)</sup>                                      | $C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V                      | 30                 | MHz  |
|  |                         |   | $C_L$ = 50 pF, $V_{DD}$ = 2 V to 2.7 V                          | 20                 | MHz  |
|  |                         |   | $C_L$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V                        | 5 <sup>(3)</sup>   |      |
| 11   | t <sub>f(IO)out</sub>   | Output high to low level fall time                                    | $C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V                      | 8 <sup>(3)</sup>   |      |
|  |                         |   | $C_L$ = 50 pF, $V_{DD}$ = 2 V to 2.7 V                          | 12 <sup>(3)</sup>  |      |
|  |                         | Output low to high level rise   | $C_L$ = 30 pF, $V_{DD}$ = 2.7 V to 3.6 V                        | 5 <sup>(3)</sup>   | ns   |
|  | t <sub>r(IO)out</sub>   | time  | $C_{L}$ = 50 pF, $V_{DD}$ = 2.7 V to 3.6 V                      | 8 <sup>(3)</sup>   |      |
|  |                         |   | $C_{L} = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$ | 12 <sup>(3)</sup>  |      |
| -  | t <sub>EXTIpw</sub>     | Pulse width of external<br>signals detected by the<br>EXTI controller | -   | 10                 | ns   |

Table 49. I/O AC characteristics<sup>(1)</sup>

1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.

2. The maximum frequency is defined in *Figure 41*.

3. Guaranteed by design.



#### **SPI interface characteristics**

Unless otherwise specified, the parameters given in *Table 54Table 55* are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Refer to Section 5.3.13: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

| Symbol  | Parameter                    | Conditions  | Min                | Max                | Unit   |
|---|------------------------------|---|--------------------|--------------------|--------|
| f <sub>SCK</sub>                                  | SPI clock frequency          | Master mode   | -                  | 10                 |        |
| 1/t <sub>c(SCK)</sub>                             | SPI Clock frequency          | Slave mode  | -                  | 10                 | IVITIZ |
| t <sub>r(SCK)</sub><br>t <sub>f(SCK)</sub>        | SPI clock rise and fall time | Capacitive load: C = 30 pF                            | -                  | 8                  |        |
| t <sub>su(NSS)</sub> <sup>(1)</sup>               | NSS setup time               | Slave mode  | 4t <sub>PCLK</sub> | -                  |        |
| t <sub>h(NSS)</sub> <sup>(1)</sup>                | NSS hold time                | Slave mode  | 73                 | -                  |        |
| $\substack{t_{w(SCKH)}^{(1)}}{t_{w(SCKL)}^{(1)}}$ | SCK high and low time        | Master mode, f <sub>PCLK</sub> = 36 MHz,<br>presc = 4 | 50                 | 60                 |        |
| (1)   |                              | Master mode - SPI1                                    | 3                  | -                  |        |
| t <sub>su(MI)</sub> <sup>(1)</sup>                | Data input setup             | Master mode - SPI2                                    | 5                  | -                  |        |
| •su(SI)   |                              | Slave mode  | 4                  | -                  |        |
| + (1)   |                              | Master mode - SPI1                                    | 4                  | -                  |        |
| <sup>ı</sup> h(MI) `´                             | Data input hold time         | Master mode - SPI2                                    | 6                  | -                  |        |
| t <sub>h(SI)</sub> <sup>(1)</sup>                 |                              | Slave mode  | 5                  | -                  | ns     |
| t <sub>a(SO)</sub> <sup>(1)(2)</sup>              | Data output access           | Slave mode, f <sub>PCLK</sub> = 36 MHz,<br>presc = 4  | 0                  | 55                 |        |
| -()   | ume                          | Slave mode, f <sub>PCLK</sub> = 20 MHz                | -                  | 4t <sub>PCLK</sub> |        |
| t <sub>dis(SO)</sub> <sup>(1)(3)</sup>            | Data output disable time     | Slave mode  | 10                 | -                  |        |
| $t_{v(SO)}^{(1)}$                                 | Data output valid<br>time    | Slave mode (after enable edge)                        | -                  | 25                 |        |
| $t_{v(MO)}^{(1)}$                                 | Data output valid<br>time    | Master mode (after enable edge)                       | -                  | 6                  |        |
| t <sub>h(SO)</sub> <sup>(1)</sup>                 | Data output hold             | Slave mode (after enable edge)                        | 25                 | -                  |        |
| t <sub>h(MO)</sub> <sup>(1)</sup>                 | time                         | Master mode (after enable edge)                       | 6                  | -                  |        |

Table 54. STM32F10xxx SPI characteristics

1. Guaranteed by characterization results.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z



| Symbol                           | Parameter                                  | Conditions                                    | Min   | Тур                 | Мах                | Unit               |
|----------------------------------|--|---|---|---------------------|--------------------|--------------------|
| V <sub>DDA</sub>                 | Power supply                               | -   | 2.4   | -                   | 3.6                | V                  |
| $V_{REF^+}$                      | Positive reference voltage                 | -   | 2.4   | -                   | V <sub>DDA</sub>   | V                  |
| V <sub>REF-</sub>                | Negative reference voltage                 | -   | -   | 0                   | -                  | V                  |
| I <sub>VREF</sub>                | Current on the V <sub>REF</sub> input pin  | -   | -   | 160                 | 220 <sup>(1)</sup> | μA                 |
| f <sub>ADC</sub>                 | ADC clock frequency                        | -   | 0.6   | -                   | 14                 | MHz                |
| $f_{S}^{(2)}$                    | Sampling rate                              | -   | 0.05  | -                   | 1                  | MHz                |
| £ (2)                            | Extornal trigger frequency                 | f <sub>ADC</sub> = 14 MHz                     | -   | -                   | 823                | kHz                |
| ITRIG <sup>(=)</sup>             | External trigger frequency                 | -   | -   | -                   | 17                 | 1/f <sub>ADC</sub> |
| V <sub>AIN</sub>                 | Conversion voltage<br>range <sup>(3)</sup> | -   | 0 (V <sub>SSA</sub> or V <sub>REF-</sub><br>tied to ground) | -                   | V <sub>REF+</sub>  | V                  |
| R <sub>AIN</sub> <sup>(2)</sup>  | External input impedance                   | See Equation 1<br>and Table 57<br>for details | -   | -                   | 50                 | kΩ                 |
| $R_{ADC}^{(2)}$                  | Sampling switch resistance                 | -   | -   | -                   | 1                  | kΩ                 |
| $C_{ADC}^{(2)}$                  | Internal sample and hold capacitor         | -   | -   | I                   | 8                  | pF                 |
| t (2)                            | Calibration time                           | f <sub>ADC</sub> = 14 MHz                     | 5.9   | 9                   |                    | μs                 |
| 'CAL                             |  | -   | 83  | 3                   |                    | 1/f <sub>ADC</sub> |
| t. (2)                           | Injection trigger conversion               | f <sub>ADC</sub> = 14 MHz                     | -   | -                   | 0.214              | μs                 |
| Yat                              | latency                                    | -   | -   | -                   | 3 <sup>(4)</sup>   | 1/f <sub>ADC</sub> |
| t. (2)                           | Regular trigger conversion                 | f <sub>ADC</sub> = 14 MHz                     | -   | -                   | 0.143              | μs                 |
| latr                             | latency                                    | -   | -   | -                   | 2 <sup>(4)</sup>   | 1/f <sub>ADC</sub> |
| +_ (2)                           | Sampling time                              | f <sub>ADC</sub> = 14 MHz                     | 0.107   | -                   | 17.1               | μs                 |
| is                               |  | -   | 1.5   | -                   | 239.5              | 1/f <sub>ADC</sub> |
| t <sub>STAB</sub> <sup>(2)</sup> | Power-up time                              | -   | 0   | 0                   | 1                  | μs                 |
|                                  | Total conversion time                      | f <sub>ADC</sub> = 14 MHz                     | 1   | -                   | 18                 | μs                 |
| t <sub>CONV</sub> <sup>(2)</sup> | (including sampling time)                  | -   | 14 to 252 (t <sub>S</sub> for sa<br>successive approx       | impling<br>cimatior | +12.5 for<br>I)    | 1/f <sub>ADC</sub> |

 Table 56. ADC characteristics

1. Guaranteed by characterization results.

- 2. Guaranteed by design.
- V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to Section 3: Pinouts and pin descriptions for further details.
- 4. For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table 56*.

## Equation 1: R<sub>AIN</sub> max formula:

$$R_{AIN} < \frac{I_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$



| Symbol | Parameter                    | Test conditions   | Тур  | Max <sup>(4)</sup> | Unit |
|--------|------------------------------|---|------|--------------------|------|
| ET     | Total unadjusted error       |   | ±2   | ±5                 |      |
| EO     | Offset error                 | $f_{ADC} = 14 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega,$ | ±1.5 | ±2.5               |      |
| EG     | Gain error                   | $V_{DDA} = 2.4 V \text{ to } 3.6 V$                       | ±1.5 | ±3                 | LSB  |
| ED     | Differential linearity error | Measurements made after                                   | ±1   | ±2                 |      |
| EL     | Integral linearity error     |   | ±1.5 | ±3                 |      |

#### Table 59. ADC $accuracy^{(1)}(2)(3)$

1. ADC DC accuracy values are measured after internal calibration.

2. Better performance could be achieved in restricted  $V_{DD}$ , frequency,  $V_{REF}$  and temperature ranges.

3. ADC accuracy vs. negative injection current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 5.3.13 does not affect the ADC accuracy.

4. Preliminary values.







| Symbol |        | millimeters |        |        | inches <sup>(1)</sup> |        |
|--------|--------|-------------|--------|--------|-----------------------|--------|
| Symbol | Min    | Тур         | Мах    | Min    | Тур                   | Мах    |
| А      | -      | -           | 1.600  | -      | -                     | 0.0630 |
| A1     | 0.050  | -           | 0.150  | 0.0020 | -                     | 0.0059 |
| A2     | 1.350  | 1.400       | 1.450  | 0.0531 | 0.0551                | 0.0571 |
| b      | 0.170  | 0.220       | 0.270  | 0.0067 | 0.0087                | 0.0106 |
| С      | 0.090  | -           | 0.200  | 0.0035 | -                     | 0.0079 |
| D      | 21.800 | 22.000      | 22.200 | 0.8583 | 0.8661                | 0.874  |
| D1     | 19.800 | 20.000      | 20.200 | 0.7795 | 0.7874                | 0.7953 |
| D3     | -      | 17.500      | -      | -      | 0.689                 | -      |
| E      | 21.800 | 22.000      | 22.200 | 0.8583 | 0.8661                | 0.874  |
| E1     | 19.800 | 20.000      | 20.200 | 0.7795 | 0.7874                | 0.7953 |
| E3     | -      | 17.500      | -      |        | 0.689                 |        |
| е      | -      | 0.500       | -      |        | 0.0197                |        |
| L      | 0.450  | 0.600       | 0.750  | 0.0177 | 0.0236                | 0.0295 |
| L1     | -      | 1.000       | -      |        | 0.0394                |        |
| k      | 0°     | 3.5°        | 7°     | 0°     | 3.5°                  | 7°     |
| CCC    | -      | -           | 0.080  | -      | -                     | 0.0031 |

# Table 62. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat packagemechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



# 6.4 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 10: General operating conditions on page 39*.

The maximum chip-junction temperature,  $T_{\rm J}$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J max = T_A max + (P_D max \times \Theta_{JA})$$

Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$  max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $\mathsf{P}_{\mathsf{I}\!/\!\mathsf{O}}$  max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual V<sub>OL</sub> / I<sub>OL</sub> and V<sub>OH</sub> / I<sub>OH</sub> of the I/Os at low and high level in the application.

| Symbol        | Parameter  | Value | Unit |
|---------------|--|-------|------|
|               | Thermal resistance junction-ambient<br>LQFP144 - 20 x 20 mm / 0.5 mm pitch | 30    |      |
| $\Theta_{JA}$ | Thermal resistance junction-ambient<br>LQFP100 - 14 x 14 mm / 0.5 mm pitch | 46    | °C/W |
|               | Thermal resistance junction-ambient<br>LQFP64 - 10 x 10 mm / 0.5 mm pitch  | 45    |      |

#### Table 65. Package thermal characteristics

#### 6.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air), available from www.jedec.org.



# 7 Part numbering

#### Table 66. STM32F101xF and STM32F101xG ordering information scheme

| Example:   | STM32F | 101 | R | F | Т | 6 | xxx |
|--|--------|-----|---|---|---|---|-----|
|  |        |     |   |   |   |   |     |
| Device family  |        |     |   |   |   |   |     |
| STM32 = ARM <sup>®</sup> -based 32-bit microcontroller |        |     |   |   |   |   |     |
|  |        |     |   |   |   |   |     |
| Product type   |        |     |   |   |   |   |     |
| F = general-purpose                                    |        |     |   |   |   |   |     |
|  |        |     |   |   |   |   |     |
| Device subfamily                                       |        |     |   |   |   |   |     |
| 101 = access line                                      |        |     |   |   |   |   |     |
|  |        |     |   |   |   |   |     |
| Pin count  |        |     |   |   |   |   |     |
| R = 64 pins  |        |     |   |   |   |   |     |
| V = 100 pins   |        |     |   |   |   |   |     |
| Z = 144 pins   |        |     |   |   |   |   |     |
|  |        |     |   |   |   |   |     |
| Flash memory size                                      |        |     |   |   |   |   |     |
| F = 768 Kbytes of Flash memory                         |        |     |   |   |   |   |     |
| G = 1 Mbyte of Flash memory                            |        |     |   |   |   |   |     |
|  |        |     |   |   |   |   |     |
| Package  |        |     |   |   |   |   |     |
| T = LQFP   |        |     |   |   |   |   |     |
|  |        |     |   |   |   |   |     |
| Temperature range                                      |        |     |   |   |   |   |     |
| 6 = Industrial temperature range, -40 to 85 °C.        |        |     |   |   |   |   |     |
|  |        |     |   |   |   |   |     |
| Options  |        |     |   |   |   |   |     |

xxx = programmed parts TR = tape and real

For a list of available options (speed, package, etc..) or for further information on any aspect of this device, please contact your nearest ST sales office.



# 8 Revision history

| Date        | Revision | Changes  |
|-------------|----------|--|
| 27-Oct-2009 | 1        | Initial release.   |
| 15-Nov-2010 | 2        | LQFP64 package mechanical data updated: see <i>Figure 58</i> : LQ <i>FP64</i> – 10 x 10 mm, 64 pin low-profile quad flat package outline and Table 64: LQ <i>FP64</i> – 10 x 10 mm, 64 pin low-profile quad flat package mechanical data.<br>Internal code removed from <i>Table 66</i> : STM32 <i>F</i> 101 <i>xF</i> and STM32 <i>F</i> 101 <i>xG</i> ordering information scheme.<br>Updated note 2 below <i>Table 52</i> : <i>I</i> <sup>2</sup> C characteristics<br>Updated Figure 43: <i>I</i> <sup>2</sup> C bus AC waveforms and measurement circuit <sup>(1)</sup><br>Updated <i>Figure 42</i> : Recommended NRST pin protection<br>Updated note 1 below <i>Table 47</i> : <i>I/O</i> static characteristics<br>Updated <i>Table 20</i> : Peripheral current consumption<br>Updated <i>Table 20</i> : Peripheral current consumption in Run mode, code<br>with data processing running from <i>Flash</i><br>Updated <i>Table 15</i> : Maximum current consumption in Sleep mode, code<br>with data processing running from <i>RAM</i><br>Updated <i>Table 16</i> : Maximum current consumption in Sleep mode, code<br>running from <i>Flash</i> or <i>RAM</i><br>Updated <i>Table 17</i> : Typical and maximum current consumptions in Stop<br>and Standby modes<br>Updated <i>Table 18</i> : Typical current consumption in Run mode, code with<br>data processing running from <i>Flash</i><br>Updated <i>Table 19</i> : <i>Typical current consumption in Sleep mode, code</i><br><i>running from Flash</i> or <i>RAM</i><br>Updated <i>Table 18</i> : Typical current consumption in Sleep mode, code<br>running from <i>Flash</i> or <i>RAM</i><br>Updated <i>Table 19</i> : <i>Typical current consumption in Sleep mode, code</i><br><i>running from Flash</i> or <i>RAM</i><br>Updated <i>Table 19</i> : <i>Typical current consumption in Sleep mode, code</i><br><i>running from Flash</i> or <i>RAM</i><br>Updated <i>Table 24</i> : <i>LSE</i> oscillator characteristics ( <i>f</i> <sub>LSE</sub> = 32.768 kHz)<br>Updated <i>Figure 19</i> : <i>Asynchronous non-multiplexed</i><br><i>SRAM/PSRAM/NOR read</i> waveforms on page 58<br>Added Section 5.3.13: <i>I/O</i> current injection characteristics on page 99. |

Table 67. Document revision history



| Date        | Revision | Changes   |
|-------------|----------|---|
| <b>Date</b> | Revision | ChangesUpdated number of ADCs in Table 2: STM32F101xF andSTM32F101xG features and peripheral counts.Modified Section 2.3.22: GPIOs (general-purpose inputs/outputs) onpage 21.Added note below Figure 3: LQFP144 pinout, Figure 4: LQFP100pinout, and Figure 5: LQFP64 pinout.Modified OSC_IN, OSC_OUT, PD0, PD1, PB8, PB9 and PF8 inTable 5: STM32F101xF/STM32F101xG pin definitions on page 25/Updated notes related to parameters not tested in production in thewhole document.Modified notes in Table 7: Voltage characteristics on page 37 andTable 8: Current characteristics on page 38.Removed ADC2/3 and CAN from Table 20: Peripheral currentconsumption on page 48.Modified tw(HSE) value in Table 21: High-speed external user clockcharacteristics on page 50.Updated Table 24: LSE oscillator characteristics of page 57.Updated Table 24: LSE oscillator characteristics on page 57.Updated Section 5.3.10: FSMC characteristics on page 57.Updated Section 5.3.10: FSMC characteristics on page 87.Modified Table 52: I <sup>2</sup> C characteristics on page 87.Modified Table 52: I <sup>2</sup> C characteristics on page 87.Modified Table 52: I <sup>2</sup> C characteristics on page 87.Modified Table 52: I <sup>2</sup> C characteristics on page 87.Modified Table 52: I <sup>2</sup> C characteristics on page 87.<td colspan="</td> |
|             |          | Modified notes in Table 56: ADC characteristics on page 93 and Table 59: ADC accuracy on page 95.<br>Updated $I_{DDA}$ definition in Table 60: DAC characteristics on page 97 and removed comment related to the offset parameter for ±10 mV.   |
| 1           |          | raded before marking mornation for all packages.  |

|--|

