

Welcome to E-XFL.COM

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 5831 |
| Number of Logic Elements/Cells | 74637 |
| Total RAM Bits | 3170304 |
| Number of I/O | 268 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xa6slx75t-2fgg484i |

Table 10: Differential I/O Standard DC Input and Output Levels

| I/O Standard | V _{ID} | | V _{ICM} | | V _{OD} | | V _{OCM} | | V _{OH} | V _{OL} |
|-----------------------------|-----------------|---------|------------------|---------------------|-----------------|---------|------------------------------|--------------------------|------------------------|------------------------|
| | mV, Min | mV, Max | V, Min | V, Max | mV, Min | mV, Max | V, Min | V, Max | V, Min | V, Max |
| LVDS_33 ⁽²⁾⁽³⁾ | 100 | 600 | 0.3 | 2.35 | 247 | 454 | 1.125 | 1.375 | — | — |
| LVDS_25 ⁽²⁾⁽³⁾ | 100 | 600 | 0.3 | 2.35 | 247 | 454 | 1.125 | 1.375 | — | — |
| BLVDS_25 ⁽²⁾⁽³⁾ | 100 | — | 0.3 | 2.35 | 240 | 460 | Typical 50% V _{CCO} | | — | — |
| MINI_LVDS_33 | 200 | 600 | 0.3 | 1.95 | 300 | 600 | 1.0 | 1.4 | — | — |
| MINI_LVDS_25 | 200 | 600 | 0.3 | 1.95 | 300 | 600 | 1.0 | 1.4 | — | — |
| LVPECL_33 ⁽²⁾⁽³⁾ | 100 | 1000 | 0.3 | 2.8 ⁽¹⁾ | Inputs only | | | | | |
| LVPECL_25 ⁽²⁾⁽³⁾ | 100 | 1000 | 0.3 | 1.95 | Inputs only | | | | | |
| RSDS_33 ⁽²⁾⁽³⁾ | 100 | — | 0.3 | 1.5 | 100 | 400 | 1.0 | 1.4 | — | — |
| RSDS_25 ⁽²⁾⁽³⁾ | 100 | — | 0.3 | 1.5 | 100 | 400 | 1.0 | 1.4 | — | — |
| TMDS_33 | 150 | 1200 | 2.7 | 3.23 ⁽¹⁾ | 400 | 800 | V _{CCO} – 0.405 | V _{CCO} – 0.190 | — | — |
| PPDS_33 ⁽²⁾⁽³⁾ | 100 | 400 | 0.2 | 2.3 | 100 | 400 | 0.5 | 1.4 | — | — |
| PPDS_25 ⁽²⁾⁽³⁾ | 100 | 400 | 0.2 | 2.3 | 100 | 400 | 0.5 | 1.4 | — | — |
| DISPLAY_PORT | 190 | 1260 | 0.3 | 2.35 | — | — | Typical 50% V _{CCO} | | — | — |
| DIFF_MOBILE_DDR | 100 | — | 0.78 | 1.02 | — | — | — | — | 90% V _{CCO} | 10% V _{CCO} |
| DIFF_HSTL_I | 100 | — | 0.68 | 0.9 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_II | 100 | — | 0.68 | 0.9 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_III | 100 | — | 0.68 | 0.9 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_I_18 | 100 | — | 0.8 | 1.1 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_II_18 | 100 | — | 0.8 | 1.1 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_HSTL_III_18 | 100 | — | 0.8 | 1.1 | — | — | — | — | V _{CCO} – 0.4 | 0.4 |
| DIFF_SSTL3_I | 100 | — | 1.0 | 1.9 | — | — | — | — | V _{TT} + 0.6 | V _{TT} – 0.6 |
| DIFF_SSTL3_II | 100 | — | 1.0 | 1.9 | — | — | — | — | V _{TT} + 0.8 | V _{TT} – 0.8 |
| DIFF_SSTL2_I | 100 | — | 1.0 | 1.5 | — | — | — | — | V _{TT} + 0.61 | V _{TT} – 0.61 |
| DIFF_SSTL2_II | 100 | — | 1.0 | 1.5 | — | — | — | — | V _{TT} + 0.81 | V _{TT} – 0.81 |
| DIFF_SSTL18_I | 100 | — | 0.7 | 1.1 | — | — | — | — | V _{TT} + 0.47 | V _{TT} – 0.47 |
| DIFF_SSTL18_II | 100 | — | 0.7 | 1.1 | — | — | — | — | V _{TT} + 0.6 | V _{TT} – 0.6 |
| DIFF_SSTL15_II | 100 | — | 0.55 | 0.95 | — | — | — | — | V _{TT} + 0.4 | V _{TT} – 0.4 |

Notes:

1. LVPECL_33 and TMDS_33 maximum V_{ICM} is the lower of V (maximum) or V_{CCAUX} – (V_{ID}/2)
2. When V_{CCAUX} = 3.3V, the DCD can be higher than 5% for V_{ICM} < 0.7V when using these I/O standards: LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, LVPECL_33, RSDS_25, RSDS_33, PPDS_25, and PPDS_33.
3. The -1L devices require V_{CCAUX} = 2.5V when using the LVDS_25, LVDS_33, BLVDS_25, LVPECL_25, RSDS_25, RSDS_33, PPDS_25, and PPDS_33 I/O standards on inputs. LVPECL_33 is not supported in the -1L devices.

eFUSE Read Endurance

Table 11 lists the minimum guaranteed number of read cycle operations for Device DNA and for the AES eFUSE key. For more information, see [UG380: Spartan-6 FPGA Configuration User Guide](#).

Table 11: eFUSE Read Endurance

| Symbol | Description | Speed Grade | | | | Units (Min) |
|------------|---|-------------|-----|------------|-----|-------------|
| | | -3 | -3N | -2 | -1L | |
| DNA_CYCLES | Number of DNA_PORT READ operations or JTAG ISC_DNA read command operations. Unaffected by SHIFT operations. | | | 30,000,000 | | Read Cycles |
| AES_CYCLES | Number of JTAG FUSE_KEY or FUSE_CNTL read command operations. Unaffected by SHIFT operations. | | | 30,000,000 | | Read Cycles |

GTP Transceiver Specifications

GTP transceivers are available in the Spartan-6 LXT devices. See [DS160: Spartan-6 Family Overview](#) for more information.

GTP Transceiver DC Characteristics

Table 12: Absolute Maximum Ratings for GTP Transceivers⁽¹⁾

| Symbol | Description | Min | Max | Units |
|------------------------|--|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTX | Analog supply voltage for the GTP transmitter termination circuit relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRX | Analog supply voltage for the GTP receiver termination circuit relative to GND | -0.5 | 1.32 | V |
| MGTAVCCPLL | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND | -0.5 | 1.32 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | -0.5 | 1.32 | V |
| V _{IN} | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage | -0.5 | 1.32 | V |
| V _{MGTREFCLK} | Reference clock absolute input voltage | -0.5 | 1.32 | V |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 13: Recommended Operating Conditions for GTP Transceivers⁽¹⁾⁽²⁾⁽³⁾

| Symbol | Description | Min | Typ | Max | Units |
|-------------|--|------|------|------|-------|
| MGTAVCC | Analog supply voltage for the GTP transmitter and receiver circuits relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTX | Analog supply voltage for the GTP transmitter termination circuit relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTRX | Analog supply voltage for the GTP receiver termination circuit relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVCCPLL | Analog supply voltage for the GTP transmitter and receiver PLL circuits relative to GND | 1.14 | 1.20 | 1.26 | V |
| MGTAVTTRCAL | Analog supply voltage for the resistor calibration circuit of the GTP transceiver bank (top or bottom) | 1.14 | 1.20 | 1.26 | V |

Notes:

- Each voltage listed requires the filter circuit described in [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#).
- Voltages are specified for the temperature range of $T_j = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$.
- The voltage level of MGTAVCCPLL must not exceed the voltage level of MGTAVCC +10mV. The voltage level of MGTAVCC must not exceed the voltage level of MGTAVCCPLL.

Table 17: GTP Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|---|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage | 200 | 800 | 2000 | mV |
| R_{IN} | Differential input resistance | 80 | 100 | 120 | Ω |
| C_{EXT} | Required external AC coupling capacitor | — | 100 | — | nF |

GTP Transceiver Switching Characteristics

Consult [UG386: Spartan-6 FPGA GTP Transceivers User Guide](#) for further information.

Table 18: GTP Transceiver Performance

| Symbol | Description | Speed Grade | | | | Units |
|-----------------|---|--------------|--------------|--------------|-----|-------|
| | | -3 | -3N | -2 | -1L | |
| F_{GTPMAX} | Maximum GTP transceiver data rate | 3.2 | 3.2 | 2.7 | N/A | Gb/s |
| $F_{GTPRANGE1}$ | GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 1$ | 1.88 to 3.2 | 1.88 to 3.2 | 1.88 to 2.7 | N/A | Gb/s |
| $F_{GTPRANGE2}$ | GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 2$ | 0.94 to 1.62 | 0.94 to 1.62 | 0.94 to 1.62 | N/A | Gb/s |
| $F_{GTPRANGE3}$ | GTP transceiver data rate range when $PLL_TXDIVSEL_OUT = 4$ | 0.6 to 0.81 | 0.6 to 0.81 | 0.6 to 0.81 | N/A | Gb/s |
| $F_{GPLLMAX}$ | Maximum PLL frequency | 1.62 | 1.62 | 1.62 | N/A | GHz |
| $F_{GPLLMIN}$ | Minimum PLL frequency | 0.94 | 0.94 | 0.94 | N/A | GHz |

Table 19: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|-----------------|--|-------------|-----|-----|-----|-------|
| | | -3 | -3N | -2 | -1L | |
| $F_{GTPDRPCLK}$ | GTP transceiver DCLK (DRP clock) maximum frequency | 125 | 125 | 100 | N/A | MHz |

Table 20: GTP Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All LXT Speed Grades | | | Units |
|-------------|---|--|----------------------|-----|-----|---------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range | | 60 | — | 160 | MHz |
| T_{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T_{FCLK} | Reference clock fall time | 80% – 20% | — | 200 | — | ps |
| T_{DCREF} | Reference clock duty cycle | Transceiver PLL only | 45 | 50 | 55 | % |
| T_{LOCK} | Clock recovery frequency acquisition time | Initial PLL lock | — | — | 1 | ms |
| T_{PHASE} | Clock recovery phase acquisition time | Lock to data after PLL has locked to the reference clock | — | — | 200 | μ s |




Figure 3: Reference Clock Timing Parameters

Table 23: GTP Transceiver Receiver Switching Characteristics

| Symbol | Description | | | Min | Typ | Max | Units | | | |
|---|---|--|----------------------|-------|-------|------|-------|-----|--|--|
| T _{RXELECIDLE} | Time for RXELECIDLE to respond to loss or restoration of data | | | — | 75 | — | ns | | | |
| R _{XOOBVDPP} | OOB detect threshold peak-to-peak | | | 60 | — | 150 | mV | | | |
| R _{XSST} | Receiver spread-spectrum tracking ⁽¹⁾ | | Modulated @ 33 KHz | | -5000 | — | 0 | ppm | | |
| R _{XRXL} | Run length (CID) | Internal AC capacitor bypassed | | | — | — | 150 | UI | | |
| R _{XPPMTOL} | Data/REFCLK PPM offset tolerance | CDR 2 nd -order loop disabled | | | -200 | — | 200 | ppm | | |
| | | CDR 2 nd -order loop enabled | PLL_RXDIVSEL_OUT = 1 | -2000 | — | 2000 | ppm | | | |
| | | | PLL_RXDIVSEL_OUT = 2 | -2000 | — | 2000 | ppm | | | |
| | | | PLL_RXDIVSEL_OUT = 4 | -1000 | — | 1000 | ppm | | | |
| SJ Jitter Tolerance⁽²⁾ | | | | | | | | | | |
| JT_SJ _{3.125} | Sinusoidal Jitter ⁽³⁾ | | 3.125 Gb/s | | 0.4 | — | — | UI | | |
| JT_SJ _{2.5} | Sinusoidal Jitter ⁽³⁾ | | 2.5 Gb/s | | 0.4 | — | — | UI | | |
| JT_SJ _{1.62} | Sinusoidal Jitter ⁽³⁾ | | 1.62 Gb/s | | 0.5 | — | — | UI | | |
| JT_SJ _{1.25} | Sinusoidal Jitter ⁽³⁾ | | 1.25 Gb/s | | 0.5 | — | — | UI | | |
| JT_SJ ₆₁₄ | Sinusoidal Jitter ⁽³⁾ | | 614 Mb/s | | 0.5 | — | — | UI | | |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾⁽⁵⁾ | | | | | | | | | | |
| JT_TJSE _{3.125} | Total Jitter with stressed eye ⁽⁴⁾ | 3.125 Gb/s | | 0.65 | — | — | UI | | | |
| JT_SJSE _{3.125} | Sinusoidal Jitter with stressed eye | 3.125 Gb/s | | 0.1 | — | — | UI | | | |
| JT_TJSE _{2.7} | Total Jitter with stressed eye ⁽⁴⁾ | 2.7 Gb/s | | 0.65 | — | — | UI | | | |
| JT_SJSE _{2.7} | Sinusoidal Jitter with stressed eye | 2.7 Gb/s | | 0.1 | — | — | UI | | | |

Notes:

1. Using PLL_RXDIVSEL_OUT = 1, 2, and 4.
2. All jitter values are based on a Bit Error Ratio of $1e^{-12}$.
3. Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
4. Composed of 0.37 UI DJ in the form of ISI and 0.18 UI RJ.
5. Measured using PRBS7 data pattern.

Endpoint Block for PCI Express Designs Switching Characteristics

The Endpoint block for PCI Express is available in the Spartan-6 LXT devices. Consult the [Spartan-6 FPGA Integrated Endpoint Block for PCI Express](#) for further information.

Table 24: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | | Units |
|-----------------------|------------------------------|-------------|------|------|-----|-------|
| | | -3 | -3N | -2 | -1L | |
| F _{PCIEUSER} | User clock maximum frequency | 62.5 | 62.5 | 62.5 | N/A | MHz |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾

| I/O Standard | T _{IOP1} | | T _{IOP0} | | T _{IOTP} | | Units | |
|--------------------------|-------------------|------|-------------------|-------|-------------------|-------|-------|--|
| | Speed Grade | | Speed Grade | | Speed Grade | | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | | |
| LVDS_33 | 1.24 | 1.42 | 1.69 | 1.89 | 3000 | 3000 | ns | |
| LVDS_25 | 1.08 | 1.26 | 1.79 | 1.99 | 3000 | 3000 | ns | |
| BLVDS_25 | 1.09 | 1.27 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |
| MINI_LVDS_33 | 1.25 | 1.43 | 1.71 | 1.91 | 3000 | 3000 | ns | |
| MINI_LVDS_25 | 1.08 | 1.26 | 1.79 | 1.99 | 3000 | 3000 | ns | |
| LVPECL_33 | 1.25 | 1.43 | N/A | N/A | N/A | N/A | ns | |
| LVPECL_25 | 1.09 | 1.27 | N/A | N/A | N/A | N/A | ns | |
| RSDS_33 (point to point) | 1.24 | 1.42 | 1.71 | 1.91 | 3000 | 3000 | ns | |
| RSDS_25 (point to point) | 1.08 | 1.26 | 1.79 | 1.99 | 3000 | 3000 | ns | |
| TMDS_33 | 1.29 | 1.47 | 1.68 | 1.88 | 3000 | 3000 | ns | |
| PPDS_33 | 1.25 | 1.43 | 1.71 | 1.91 | 3000 | 3000 | ns | |
| PPDS_25 | 1.08 | 1.26 | 1.82 | 2.02 | 3000 | 3000 | ns | |
| PCI33_3 | 1.14 | 1.32 | 3.81 | 4.01 | 3.81 | 4.01 | ns | |
| PCI66_3 | 1.14 | 1.32 | 3.81 | 4.01 | 3.81 | 4.01 | ns | |
| DISPLAY_PORT | 1.09 | 1.27 | 3.29 | 3.49 | 3.29 | 3.49 | ns | |
| I2C | 1.40 | 1.58 | 11.70 | 11.90 | 11.70 | 11.90 | ns | |
| SMBUS | 1.40 | 1.58 | 11.70 | 11.90 | 11.70 | 11.90 | ns | |
| SDIO | 1.43 | 1.61 | 2.78 | 2.98 | 2.78 | 2.98 | ns | |
| MOBILE_DDR | 1.01 | 1.19 | 2.50 | 2.70 | 2.50 | 2.70 | ns | |
| HSTL_I | 1.01 | 1.19 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| HSTL_II | 1.01 | 1.19 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |
| HSTL_III | 1.07 | 1.25 | 1.81 | 2.01 | 1.81 | 2.01 | ns | |
| HSTL_I_18 | 1.05 | 1.23 | 1.91 | 2.11 | 1.91 | 2.11 | ns | |
| HSTL_II_18 | 1.05 | 1.23 | 1.99 | 2.19 | 1.99 | 2.19 | ns | |
| HSTL_III_18 | 1.13 | 1.31 | 1.93 | 2.13 | 1.93 | 2.13 | ns | |
| SSTL3_I | 1.65 | 1.83 | 1.97 | 2.17 | 1.97 | 2.17 | ns | |
| SSTL3_II | 1.65 | 1.83 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| SSTL2_I | 1.37 | 1.55 | 1.91 | 2.11 | 1.91 | 2.11 | ns | |
| SSTL2_II | 1.37 | 1.55 | 2.00 | 2.20 | 2.00 | 2.20 | ns | |
| SSTL18_I | 0.99 | 1.17 | 1.77 | 1.97 | 1.77 | 1.97 | ns | |
| SSTL18_II | 1.00 | 1.18 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| SSTL15_II | 1.00 | 1.18 | 1.81 | 2.01 | 1.81 | 2.01 | ns | |
| DIFF_HSTL_I | 1.01 | 1.19 | 1.91 | 2.11 | 1.91 | 2.11 | ns | |
| DIFF_HSTL_II | 1.00 | 1.18 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |
| DIFF_HSTL_III | 1.00 | 1.18 | 1.83 | 2.03 | 1.83 | 2.03 | ns | |
| DIFF_HSTL_I_18 | 1.04 | 1.22 | 1.93 | 2.13 | 1.93 | 2.13 | ns | |
| DIFF_HSTL_II_18 | 1.04 | 1.22 | 1.83 | 2.03 | 1.83 | 2.03 | ns | |
| DIFF_HSTL_III_18 | 1.04 | 1.22 | 1.83 | 2.03 | 1.83 | 2.03 | ns | |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

| I/O Standard | T _{IOP1} | | T _{IOOP} | | T _{IOTP} | | Units | |
|--------------------------|-------------------|------|-------------------|------|-------------------|------|-------|--|
| | Speed Grade | | Speed Grade | | Speed Grade | | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | | |
| LVCMOS33, Slow, 6 mA | 1.41 | 1.59 | 2.79 | 2.99 | 2.79 | 2.99 | ns | |
| LVCMOS33, Slow, 8 mA | 1.41 | 1.59 | 2.79 | 2.99 | 2.79 | 2.99 | ns | |
| LVCMOS33, Slow, 12 mA | 1.41 | 1.59 | 2.53 | 2.73 | 2.53 | 2.73 | ns | |
| LVCMOS33, Slow, 16 mA | 1.41 | 1.59 | 2.45 | 2.65 | 2.45 | 2.65 | ns | |
| LVCMOS33, Slow, 24 mA | 1.41 | 1.59 | 2.42 | 2.62 | 2.42 | 2.62 | ns | |
| LVCMOS33, Fast, 2 mA | 1.41 | 1.59 | 4.05 | 4.25 | 4.05 | 4.25 | ns | |
| LVCMOS33, Fast, 4 mA | 1.41 | 1.59 | 2.66 | 2.86 | 2.66 | 2.86 | ns | |
| LVCMOS33, Fast, 6 mA | 1.41 | 1.59 | 2.46 | 2.66 | 2.46 | 2.66 | ns | |
| LVCMOS33, Fast, 8 mA | 1.41 | 1.59 | 2.21 | 2.41 | 2.21 | 2.41 | ns | |
| LVCMOS33, Fast, 12 mA | 1.41 | 1.59 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| LVCMOS33, Fast, 16 mA | 1.41 | 1.59 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| LVCMOS33, Fast, 24 mA | 1.41 | 1.59 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| LVCMOS25, QUIETIO, 2 mA | 0.89 | 1.07 | 5.00 | 5.20 | 5.00 | 5.20 | ns | |
| LVCMOS25, QUIETIO, 4 mA | 0.89 | 1.07 | 3.85 | 4.05 | 3.85 | 4.05 | ns | |
| LVCMOS25, QUIETIO, 6 mA | 0.89 | 1.07 | 3.60 | 3.80 | 3.60 | 3.80 | ns | |
| LVCMOS25, QUIETIO, 8 mA | 0.89 | 1.07 | 3.34 | 3.54 | 3.34 | 3.54 | ns | |
| LVCMOS25, QUIETIO, 12 mA | 0.89 | 1.07 | 2.98 | 3.18 | 2.98 | 3.18 | ns | |
| LVCMOS25, QUIETIO, 16 mA | 0.89 | 1.07 | 2.79 | 2.99 | 2.79 | 2.99 | ns | |
| LVCMOS25, QUIETIO, 24 mA | 0.89 | 1.07 | 2.64 | 2.84 | 2.64 | 2.84 | ns | |
| LVCMOS25, Slow, 2 mA | 0.89 | 1.07 | 3.96 | 4.16 | 3.96 | 4.16 | ns | |
| LVCMOS25, Slow, 4 mA | 0.89 | 1.07 | 2.96 | 3.16 | 2.96 | 3.16 | ns | |
| LVCMOS25, Slow, 6 mA | 0.89 | 1.07 | 2.88 | 3.08 | 2.88 | 3.08 | ns | |
| LVCMOS25, Slow, 8 mA | 0.89 | 1.07 | 2.63 | 2.83 | 2.63 | 2.83 | ns | |
| LVCMOS25, Slow, 12 mA | 0.89 | 1.07 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS25, Slow, 16 mA | 0.89 | 1.07 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS25, Slow, 24 mA | 0.89 | 1.07 | 2.15 | 2.35 | 2.15 | 2.35 | ns | |
| LVCMOS25, Fast, 2 mA | 0.89 | 1.07 | 3.52 | 3.72 | 3.52 | 3.72 | ns | |
| LVCMOS25, Fast, 4 mA | 0.89 | 1.07 | 2.43 | 2.63 | 2.43 | 2.63 | ns | |
| LVCMOS25, Fast, 6 mA | 0.89 | 1.07 | 2.23 | 2.43 | 2.23 | 2.43 | ns | |
| LVCMOS25, Fast, 8 mA | 0.89 | 1.07 | 2.16 | 2.36 | 2.16 | 2.36 | ns | |
| LVCMOS25, Fast, 12 mA | 0.89 | 1.07 | 1.70 | 1.90 | 1.70 | 1.90 | ns | |
| LVCMOS25, Fast, 16 mA | 0.89 | 1.07 | 1.70 | 1.90 | 1.70 | 1.90 | ns | |
| LVCMOS25, Fast, 24 mA | 0.89 | 1.07 | 1.70 | 1.90 | 1.70 | 1.90 | ns | |
| LVCMOS18, QUIETIO, 2 mA | 1.25 | 1.43 | 6.11 | 6.31 | 6.11 | 6.31 | ns | |
| LVCMOS18, QUIETIO, 4 mA | 1.25 | 1.43 | 4.88 | 5.08 | 4.88 | 5.08 | ns | |
| LVCMOS18, QUIETIO, 6 mA | 1.25 | 1.43 | 4.20 | 4.40 | 4.20 | 4.40 | ns | |
| LVCMOS18, QUIETIO, 8 mA | 1.25 | 1.43 | 3.86 | 4.06 | 3.86 | 4.06 | ns | |
| LVCMOS18, QUIETIO, 12 mA | 1.25 | 1.43 | 3.49 | 3.69 | 3.49 | 3.69 | ns | |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

| I/O Standard | T _{IOP1} | | T _{IOOP} | | T _{IOTP} | | Units | |
|--------------------------------|-------------------|------|-------------------|------|-------------------|------|-------|--|
| | Speed Grade | | Speed Grade | | Speed Grade | | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | | |
| LVCMOS18, QUIETIO, 16 mA | 1.25 | 1.43 | 3.34 | 3.54 | 3.34 | 3.54 | ns | |
| LVCMOS18, QUIETIO, 24 mA | 1.25 | 1.43 | 3.18 | 3.38 | 3.18 | 3.38 | ns | |
| LVCMOS18, Slow, 2 mA | 1.25 | 1.43 | 4.79 | 4.99 | 4.79 | 4.99 | ns | |
| LVCMOS18, Slow, 4 mA | 1.25 | 1.43 | 3.84 | 4.04 | 3.84 | 4.04 | ns | |
| LVCMOS18, Slow, 6 mA | 1.25 | 1.43 | 3.17 | 3.37 | 3.17 | 3.37 | ns | |
| LVCMOS18, Slow, 8 mA | 1.25 | 1.43 | 2.37 | 2.57 | 2.37 | 2.57 | ns | |
| LVCMOS18, Slow, 12 mA | 1.25 | 1.43 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18, Slow, 16 mA | 1.25 | 1.43 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18, Slow, 24 mA | 1.25 | 1.43 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18, Fast, 2 mA | 1.25 | 1.43 | 3.78 | 3.98 | 3.78 | 3.98 | ns | |
| LVCMOS18, Fast, 4 mA | 1.25 | 1.43 | 2.54 | 2.74 | 2.54 | 2.74 | ns | |
| LVCMOS18, Fast, 6 mA | 1.25 | 1.43 | 2.02 | 2.22 | 2.02 | 2.22 | ns | |
| LVCMOS18, Fast, 8 mA | 1.25 | 1.43 | 1.95 | 2.15 | 1.95 | 2.15 | ns | |
| LVCMOS18, Fast, 12 mA | 1.25 | 1.43 | 1.85 | 2.05 | 1.85 | 2.05 | ns | |
| LVCMOS18, Fast, 16 mA | 1.25 | 1.43 | 1.85 | 2.05 | 1.85 | 2.05 | ns | |
| LVCMOS18, Fast, 24 mA | 1.25 | 1.43 | 1.85 | 2.05 | 1.85 | 2.05 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 2 mA | 1.01 | 1.19 | 6.09 | 6.29 | 6.09 | 6.29 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 4 mA | 1.01 | 1.19 | 4.89 | 5.09 | 4.89 | 5.09 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 6 mA | 1.01 | 1.19 | 4.20 | 4.40 | 4.20 | 4.40 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 8 mA | 1.01 | 1.19 | 3.87 | 4.07 | 3.87 | 4.07 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 12 mA | 1.01 | 1.19 | 3.49 | 3.69 | 3.49 | 3.69 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 16 mA | 1.01 | 1.19 | 3.34 | 3.54 | 3.34 | 3.54 | ns | |
| LVCMOS18_JEDEC, QUIETIO, 24 mA | 1.01 | 1.19 | 3.17 | 3.37 | 3.17 | 3.37 | ns | |
| LVCMOS18_JEDEC, Slow, 2 mA | 1.01 | 1.19 | 4.79 | 4.99 | 4.79 | 4.99 | ns | |
| LVCMOS18_JEDEC, Slow, 4 mA | 1.01 | 1.19 | 3.84 | 4.04 | 3.84 | 4.04 | ns | |
| LVCMOS18_JEDEC, Slow, 6 mA | 1.01 | 1.19 | 3.18 | 3.38 | 3.18 | 3.38 | ns | |
| LVCMOS18_JEDEC, Slow, 8 mA | 1.01 | 1.19 | 2.37 | 2.57 | 2.37 | 2.57 | ns | |
| LVCMOS18_JEDEC, Slow, 12 mA | 1.01 | 1.19 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18_JEDEC, Slow, 16 mA | 1.01 | 1.19 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18_JEDEC, Slow, 24 mA | 1.01 | 1.19 | 2.13 | 2.33 | 2.13 | 2.33 | ns | |
| LVCMOS18_JEDEC, Fast, 2 mA | 1.01 | 1.19 | 3.75 | 3.95 | 3.75 | 3.95 | ns | |
| LVCMOS18_JEDEC, Fast, 4 mA | 1.01 | 1.19 | 2.54 | 2.74 | 2.54 | 2.74 | ns | |
| LVCMOS18_JEDEC, Fast, 6 mA | 1.01 | 1.19 | 2.02 | 2.22 | 2.02 | 2.22 | ns | |
| LVCMOS18_JEDEC, Fast, 8 mA | 1.01 | 1.19 | 1.94 | 2.14 | 1.94 | 2.14 | ns | |
| LVCMOS18_JEDEC, Fast, 12 mA | 1.01 | 1.19 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |
| LVCMOS18_JEDEC, Fast, 16 mA | 1.01 | 1.19 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |
| LVCMOS18_JEDEC, Fast, 24 mA | 1.01 | 1.19 | 1.86 | 2.06 | 1.86 | 2.06 | ns | |

Table 29: IOB Switching Characteristics for the Automotive XA Spartan-6 and the Spartan-6Q Devices⁽¹⁾ (Cont'd)

| I/O Standard | T_{IOPI} | | T_{IOOP} | | T_{IOTP} | | Units | |
|--------------------------------|-------------|------|-------------|------|-------------|------|-------|--|
| | Speed Grade | | Speed Grade | | Speed Grade | | | |
| | -3 | -2 | -3 | -2 | -3 | -2 | | |
| LVCMOS12, QUIETIO, 6 mA | 0.98 | 1.16 | 4.79 | 4.99 | 4.79 | 4.99 | ns | |
| LVCMOS12, QUIETIO, 8 mA | 0.98 | 1.16 | 4.43 | 4.63 | 4.43 | 4.63 | ns | |
| LVCMOS12, QUIETIO, 12 mA | 0.98 | 1.16 | 4.18 | 4.38 | 4.18 | 4.38 | ns | |
| LVCMOS12, Slow, 2 mA | 0.98 | 1.16 | 5.12 | 5.32 | 5.12 | 5.32 | ns | |
| LVCMOS12, Slow, 4 mA | 0.98 | 1.16 | 3.00 | 3.20 | 3.00 | 3.20 | ns | |
| LVCMOS12, Slow, 6 mA | 0.98 | 1.16 | 2.91 | 3.11 | 2.91 | 3.11 | ns | |
| LVCMOS12, Slow, 8 mA | 0.98 | 1.16 | 2.51 | 2.71 | 2.51 | 2.71 | ns | |
| LVCMOS12, Slow, 12 mA | 0.98 | 1.16 | 2.25 | 2.45 | 2.25 | 2.45 | ns | |
| LVCMOS12, Fast, 2 mA | 0.98 | 1.16 | 3.60 | 3.80 | 3.60 | 3.80 | ns | |
| LVCMOS12, Fast, 4 mA | 0.98 | 1.16 | 2.49 | 2.69 | 2.49 | 2.69 | ns | |
| LVCMOS12, Fast, 6 mA | 0.98 | 1.16 | 1.94 | 2.14 | 1.94 | 2.14 | ns | |
| LVCMOS12, Fast, 8 mA | 0.98 | 1.16 | 1.82 | 2.02 | 1.82 | 2.02 | ns | |
| LVCMOS12, Fast, 12 mA | 0.98 | 1.16 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 2 mA | 1.57 | 1.75 | 6.53 | 6.73 | 6.53 | 6.73 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 4 mA | 1.57 | 1.75 | 5.12 | 5.32 | 5.12 | 5.32 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 6 mA | 1.57 | 1.75 | 4.81 | 5.01 | 4.81 | 5.01 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 8 mA | 1.57 | 1.75 | 4.44 | 4.64 | 4.44 | 4.64 | ns | |
| LVCMOS12_JEDEC, QUIETIO, 12 mA | 1.57 | 1.75 | 4.20 | 4.40 | 4.20 | 4.40 | ns | |
| LVCMOS12_JEDEC, Slow, 2 mA | 1.57 | 1.75 | 5.14 | 5.34 | 5.14 | 5.34 | ns | |
| LVCMOS12_JEDEC, Slow, 4 mA | 1.57 | 1.75 | 2.99 | 3.19 | 2.99 | 3.19 | ns | |
| LVCMOS12_JEDEC, Slow, 6 mA | 1.57 | 1.75 | 2.90 | 3.10 | 2.90 | 3.10 | ns | |
| LVCMOS12_JEDEC, Slow, 8 mA | 1.57 | 1.75 | 2.50 | 2.70 | 2.50 | 2.70 | ns | |
| LVCMOS12_JEDEC, Slow, 12 mA | 1.57 | 1.75 | 2.26 | 2.46 | 2.26 | 2.46 | ns | |
| LVCMOS12_JEDEC, Fast, 2 mA | 1.57 | 1.75 | 3.60 | 3.80 | 3.60 | 3.80 | ns | |
| LVCMOS12_JEDEC, Fast, 4 mA | 1.57 | 1.75 | 2.49 | 2.69 | 2.49 | 2.69 | ns | |
| LVCMOS12_JEDEC, Fast, 6 mA | 1.57 | 1.75 | 1.94 | 2.14 | 1.94 | 2.14 | ns | |
| LVCMOS12_JEDEC, Fast, 8 mA | 1.57 | 1.75 | 1.83 | 2.03 | 1.83 | 2.03 | ns | |
| LVCMOS12_JEDEC, Fast, 12 mA | 1.57 | 1.75 | 1.80 | 2.00 | 1.80 | 2.00 | ns | |

Notes:

1. The Spartan-6Q FPGA -1L values are listed in Table 28.


Table 30 summarizes the value of T_{IOTPHZ} . T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). These delays are measured using LVCMOS25, Fast, 12 mA.

Table 30: IOB 3-state ON Output Switching Characteristics (T_{IOTPHZ})


| Symbol | Description | Speed Grade | | | | Units |
|--------------|-------------------------------|-------------|------|------|------|-------|
| | | -3 | -3N | -2 | -1L | |
| T_{IOTPHZ} | T input to Pad high-impedance | 1.39 | 1.59 | 1.59 | 1.91 | ns |

Output Delay Measurements

Output delays are measured using a Tektronix P6245 TDS500/600 probe (<1 pF) across approximately 4" of FR4 microstrip trace. Standard termination was used for all testing. The propagation delay of the 4" trace is characterized separately and subtracted from the final measurement, and is therefore not included in the generalized test setups shown in [Figure 4](#) and [Figure 5](#).



[Figure 4: Single-Ended Test Setup](#)



[Figure 5: Differential Test Setup](#)

Measurements and test conditions are reflected in the IBIS models except where the IBIS format precludes it. Parameters V_{REF} , R_{REF} , C_{REF} , and V_{MEAS} fully describe the test conditions for each I/O standard. The most accurate prediction of propagation delay in any given application can be obtained through IBIS simulation, using the following method:

1. Simulate the output driver of choice into the generalized test setup, using values from [Table 32](#).
2. Record the time to V_{MEAS} .
3. Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
4. Record the time to V_{MEAS} .
5. Compare the results of steps 2 and 4. The increase or decrease in delay yields the actual propagation delay of the PCB trace.

[Table 32: Output Delay Measurement Methodology](#)

| Description | I/O Standard Attribute | R_{REF} (Ω) | C_{REF} ⁽¹⁾ (pF) | V_{MEAS} (V) | V_{REF} (V) |
|---|---------------------------------|------------------------|-----------------------------------|----------------|---------------|
| LVTTL (Low-Voltage Transistor-Transistor Logic) | LVTTL (all) | 1M | 0 | 1.4 | 0 |
| LVCMOS (Low-Voltage CMOS), 3.3V | LVCMOS33 | 1M | 0 | 1.65 | 0 |
| LVCMOS, 2.5V | LVCMOS25 | 1M | 0 | 1.25 | 0 |
| LVCMOS, 1.8V | LVCMOS18 | 1M | 0 | 0.9 | 0 |
| LVCMOS, 1.5V | LVCMOS15 | 1M | 0 | 0.75 | 0 |
| LVCMOS, 1.2V | LVCMOS12 | 1M | 0 | 0.6 | 0 |
| PCI (Peripheral Component Interface) 33 MHz and 66 MHz, 3.3V | PCI33_3, PCI66_3 (rising edge) | 25 | 10 ⁽²⁾ | 0.94 | 0 |
| | PCI33_3, PCI66_3 (falling edge) | 25 | 10 ⁽²⁾ | 2.03 | 3.3 |
| HSTL (High-Speed Transceiver Logic), Class I | HSTL_I | 50 | 0 | V_{REF} | 0.75 |
| HSTL, Class II | HSTL_II | 25 | 0 | V_{REF} | 0.75 |
| HSTL, Class III | HSTL_III | 50 | 0 | 0.9 | 1.5 |
| HSTL, Class I, 1.8V | HSTL_I_18 | 50 | 0 | V_{REF} | 0.9 |
| HSTL, Class II, 1.8V | HSTL_II_18 | 25 | 0 | V_{REF} | 0.9 |
| HSTL, Class III, 1.8V | HSTL_III_18 | 50 | 0 | 1.1 | 1.8 |
| SSTL (Stub Series Terminated Logic), Class I, 1.8V | SSTL18_I | 50 | 0 | V_{REF} | 0.9 |
| SSTL, Class II, 1.8V | SSTL18_II | 25 | 0 | V_{REF} | 0.9 |
| SSTL, Class I, 2.5V | SSTL2_I | 50 | 0 | V_{REF} | 1.25 |

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

| V _{CCO} | I/O Standard | Drive | Slew | SSO Limit per V _{CCO} /GND Pair | | | | | |
|---------------------|--------------------------|-------|---------|--|----------|---|--------------|--|--|
| | | | | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 | | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | | | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 | | |
| 1.8V | LVCMOS18, LVCMOS18_JEDEC | 2 | Fast | 39 | 46 | 39 | 47 | | |
| | | | Slow | 65 | 75 | 65 | 74 | | |
| | | | QuietIO | 80 | 80 | 80 | 85 | | |
| | | 4 | Fast | 22 | 25 | 22 | 25 | | |
| | | | Slow | 38 | 36 | 38 | 29 | | |
| | | | QuietIO | 45 | 40 | 45 | 35 | | |
| | | 6 | Fast | 16 | 18 | 16 | 17 | | |
| | | | Slow | 27 | 25 | 27 | 19 | | |
| | | | QuietIO | 30 | 28 | 30 | 23 | | |
| | | 8 | Fast | 13 | 15 | 13 | 14 | | |
| | | | Slow | 16 | 18 | 16 | 16 | | |
| | | | QuietIO | 25 | 22 | 25 | 18 | | |
| | | 12 | Fast | 5 | 7 | 5 | 5 | | |
| | | | Slow | 7 | 8 | 7 | 6 | | |
| | | | QuietIO | 11 | 10 | 11 | 8 | | |
| | | 16 | Fast | 4 | 5 | 4 | 4 | | |
| | | | Slow | 7 | 8 | 7 | 5 | | |
| | | | QuietIO | 11 | 10 | 11 | 8 | | |
| | | 24 | Fast | N/A | 5 | N/A | 3 | | |
| | | | Slow | N/A | 8 | N/A | 8 | | |
| | | | QuietIO | N/A | 10 | N/A | 8 | | |
| HSTL_I_18 | | | | 9 | 10 | 9 | 9 | | |
| HSTL_II_18 | | | | N/A | 5 | N/A | 6 | | |
| HSTL_III_18 | | | | 9 | 10 | 9 | 11 | | |
| DIFF_HSTL_I_18 | | | | 27 | 30 | 27 | 27 | | |
| DIFF_HSTL_II_18 | | | | N/A | 15 | N/A | 18 | | |
| DIFF_HSTL_III_18 | | | | 27 | 30 | 27 | 33 | | |
| MOBILE_DDR (3) | | | | 12 | 14 | 12 | 14 | | |
| DIFF_MOBILE_DDR (3) | | | | 36 | 42 | 36 | 42 | | |
| SSTL_18_I (3) | | | | 9 | 10 | 9 | 10 | | |
| SSTL_18_II (3) | | | | N/A | 5 | N/A | 4 | | |
| DIFF_SSTL_18_I (3) | | | | 27 | 30 | 27 | 30 | | |
| DIFF_SSTL_18_II (3) | | | | N/A | 15 | N/A | 12 | | |

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

| V _{CCO} | I/O Standard | Drive | Slew | SSO Limit per V _{CCO} /GND Pair | | | |
|------------------|--------------|-------|---------|--|----------|---|--------------|
| | | | | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 | | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 |
| 3.3V | LVCMOS33 | 2 | Fast | 42 | 46 | 42 | 44 |
| | | | Slow | 50 | 55 | 50 | 49 |
| | | | QuietIO | 60 | 68 | 60 | 60 |
| | | 4 | Fast | 21 | 27 | 21 | 25 |
| | | | Slow | 32 | 37 | 32 | 32 |
| | | | QuietIO | 39 | 42 | 39 | 37 |
| | | 6 | Fast | 14 | 19 | 14 | 17 |
| | | | Slow | 19 | 25 | 19 | 22 |
| | | | QuietIO | 29 | 30 | 29 | 25 |
| | | 8 | Fast | 11 | 15 | 11 | 14 |
| | | | Slow | 15 | 20 | 15 | 18 |
| | | | QuietIO | 25 | 24 | 25 | 20 |
| | | 12 | Fast | 1 | 3 | 1 | 1 |
| | | | Slow | 2 | 5 | 2 | 2 |
| | | | QuietIO | 4 | 9 | 4 | 7 |
| | | 16 | Fast | 1 | 2 | 1 | 1 |
| | | | Slow | 1 | 5 | 1 | 1 |
| | | | QuietIO | 3 | 10 | 3 | 8 |
| | | 24 | Fast | 1 | 2 | 1 | 1 |
| | | | Slow | 2 | 5 | 2 | 1 |
| | | | QuietIO | 7 | 9 | 7 | 7 |

Table 34: SSO Limit per V_{CCO}/GND Pair (Cont'd)

| V _{CCO} | I/O Standard | Drive | Slew | SSO Limit per V _{CCO} /GND Pair | | | | | |
|------------------|--------------|-------|---------|--|----------|---|--------------|--|--|
| | | | | All TQG144, CPG196, CSG225, FT(G)256, and LX devices in CSG324 | | All CS(G)484, FG(G)484, FG(G)676, FG(G)900, and LXT devices in CSG324 | | | |
| | | | | Bank 0/2 | Bank 1/3 | Bank 0/2 | Bank 1/3/4/5 | | |
| 3.3V | LVTTL | 2 | Fast | 53 | 65 | 53 | 62 | | |
| | | | Slow | 70 | 80 | 70 | 73 | | |
| | | | QuietIO | 79 | 89 | 79 | 91 | | |
| | | 4 | Fast | 23 | 30 | 23 | 27 | | |
| | | | Slow | 34 | 41 | 34 | 37 | | |
| | | | QuietIO | 44 | 49 | 44 | 46 | | |
| | | 6 | Fast | 16 | 21 | 16 | 20 | | |
| | | | Slow | 21 | 28 | 21 | 25 | | |
| | | | QuietIO | 34 | 39 | 34 | 34 | | |
| | | 8 | Fast | 12 | 16 | 12 | 15 | | |
| | | | Slow | 16 | 22 | 16 | 19 | | |
| | | | QuietIO | 27 | 28 | 27 | 24 | | |
| | | 12 | Fast | 1 | 3 | 1 | 1 | | |
| | | | Slow | 2 | 5 | 2 | 4 | | |
| | | | QuietIO | 2 | 10 | 2 | 8 | | |
| | | 16 | Fast | 1 | 3 | 1 | 1 | | |
| | | | Slow | 1 | 7 | 1 | 2 | | |
| | | | QuietIO | 3 | 11 | 3 | 8 | | |
| | | 24 | Fast | 1 | 2 | 1 | 1 | | |
| | | | Slow | 2 | 5 | 2 | 2 | | |
| | | | QuietIO | 8 | 9 | 8 | 8 | | |
| PCI33_3 | | | | 18 | 19 | 18 | 19 | | |
| PCI66_3 | | | | 18 | 19 | 18 | 19 | | |
| SSTL_3_I | | | | 5 | 8 | 5 | 8 | | |
| SSTL_3_II | | | | 3 | 5 | 3 | 3 | | |
| DIFF_SSTL_3_I | | | | 15 | 24 | 15 | 24 | | |
| DIFF_SSTL_3_II | | | | 9 | 15 | 9 | 9 | | |
| SDIO | | | | 17 | 18 | 17 | 15 | | |

Input/Output Logic Switching Characteristics

Table 35: ILOGIC2 Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|--|----------------|----------------|----------------|----------------|-------|
| | | -3 | -3N | -2 | -1L | |
| Setup/Hold | | | | | | |
| T _{ICE0CK} /T _{ICKCE0} | CE0 pin Setup/Hold with respect to CLK | 0.56/ -0.30 | 0.56/ -0.25 | 0.79/ -0.22 | 1.21/ -0.52 | ns |
| T _{ISRCK} /T _{ICKSR} | SR pin Setup/Hold with respect to CLK | 0.74/ -0.23 | 0.74/ -0.22 | 0.98/ -0.20 | 1.31/ -0.45 | ns |
| T _{IDOCK} /T _{IOCKD} | D pin Setup/Hold with respect to CLK without Delay | 1.19/ -0.83 | 1.36/ -0.83 | 1.73/ -0.83 | 2.18/ -1.77 | ns |
| T _{IDOCKD} /T _{IOCKDD} | DDLY pin Setup/Hold with respect to CLK (using IODELAY2) | 0.31/ 0.00 | 0.47/ 0.00 | 0.54/ 0.00 | 0.63/ -0.39 | ns |
| Combinatorial | | | | | | |
| T _{IDI} | D pin to O pin propagation delay, no Delay | 0.95 | 1.28 | 1.53 | 2.25 | ns |
| T _{IDID} | DDLY pin to O pin propagation delay (using IODELAY2) | 0.23 | 0.39 | 0.44 | 0.74 | ns |
| Sequential Delays | | | | | | |
| T _{IDLO} | D pin to Q pin using flip-flop as a latch without Delay | 1.56 | 1.86 | 2.39 | 3.49 | ns |
| T _{IDLOD} | DDLY pin to Q1 pin using flip-flop as a latch (using IODELAY2) | 0.68 | 0.97 | 1.20 | 1.94 | ns |
| T _{ICKQ} | CLK to Q outputs for XC devices | 1.03 | 1.24 | 1.43 | 2.11 | ns |
| | CLK to Q outputs for XA and XQ devices | 1.38 | N/A | 1.78 | 2.11 | ns |
| T _{TRQ_ILOGIC2} | SR pin to Q outputs | 1.81 | 1.81 | 2.50 | 3.05 | ns |

Table 36: OLOGIC2 Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|----------------|----------------|----------------|----------------|-------|
| | | -3 | -3N | -2 | -1L | |
| Setup/Hold | | | | | | |
| T _{ODCK} /T _{OCKD} | D1/D2 pins Setup/Hold with respect to CLK | 0.81/ -0.05 | 0.86/ -0.05 | 1.18/ 0.00 | 1.73/ -0.27 | ns |
| T _{OOC ECK} /T _{OCKOCE} | OCE pin Setup/Hold with respect to CLK | 0.75/ -0.10 | 0.75/ -0.10 | 1.01/ -0.05 | 1.66/ -0.23 | ns |
| T _{OSRCK} /T _{OCKSR} | SR pin Setup/Hold with respect to CLK | 0.70/ -0.28 | 0.79/ -0.28 | 1.03/ -0.23 | 1.39/ -0.47 | ns |
| T _{OTCK} /T _{OCKT} | T1/T2 pins Setup/Hold with respect to CLK | 0.24/ -0.08 | 0.56/ -0.06 | 0.83/ -0.01 | 0.99/ -0.19 | ns |
| T _{OTCECK} /T _{OCKTCE} | TCE pin Setup/Hold with respect to CLK | 0.58/ -0.06 | 0.72/ -0.06 | 1.18/ -0.01 | 1.51/ -0.13 | ns |
| Sequential Delays | | | | | | |
| T _{OCKQ} | CLK to OQ/TQ out for XC devices | 0.48 | 0.51 | 0.74 | 0.74 | ns |
| | CLK to OQ/TQ out for XA and XQ devices | 0.85 | N/A | 1.16 | 0.74 | ns |
| T _{TRQ_OLOGIC2} | SR pin to OQ/TQ out | 1.81 | 1.81 | 2.50 | 3.05 | ns |

Block RAM Switching Characteristics

Table 43: Block RAM Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|---|---------------|---------------|---------------|---------------|---------|
| | | -3 | -3N | -2 | -1L | |
| Block RAM Clock to Out Delays | | | | | | |
| T _{RCKO_DO} | Clock CLK to DOUT output (without output register) ⁽¹⁾ | 1.85 | 2.10 | 2.10 | 3.50 | ns, Max |
| T _{RCKO_DO_REG} | Clock CLK to DOUT output (with output register) ⁽²⁾ | 1.60 | 1.75 | 1.75 | 2.30 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{RCKC_ADDR} /T _{RCKC_ADDR} | ADDR inputs for XC devices ⁽³⁾ | 0.35/ 0.10 | 0.40/ 0.12 | 0.40/ 0.12 | 0.50/ 0.15 | ns, Min |
| | ADDR inputs for XA and XQ devices ⁽³⁾ | 0.35/ 0.17 | N/A | 0.40/ 0.17 | 0.50/ 0.15 | ns, Min |
| T _{RDCK_DI} /T _{RCKD_DI} | DIN inputs ⁽⁴⁾ | 0.30/ 0.10 | 0.30/ 0.10 | 0.30/ 0.10 | 0.40/ 0.15 | ns, Min |
| T _{RCKC_EN} /T _{RCKC_EN} | Block RAM Enable (EN) input | 0.22/ 0.05 | 0.25/ 0.06 | 0.25/ 0.06 | 0.44/ 0.10 | ns, Min |
| T _{RCKC_REGCE} /T _{RCKC_REGCE} | CE input of output register | 0.20/ 0.10 | 0.20/ 0.10 | 0.20/ 0.10 | 0.28/ 0.15 | ns, Min |
| T _{RCKC_WE} /T _{RCKC_WE} | Write Enable (WE) input | 0.25/ 0.10 | 0.33/ 0.10 | 0.33/ 0.10 | 0.28/ 0.15 | ns, Min |
| Maximum Frequency | | | | | | |
| F _{MAX} | Block RAM in all modes | 320 | 280 | 280 | 150 | MHz |

Notes:

1. T_{RCKO_DO} includes T_{RCKO_DOA} and T_{RCKO_DOPA} as well as the B port equivalent timing parameters.
2. T_{RCKO_DO_REG} includes T_{RCKO_DOA_REG} and T_{RCKO_DOPA_REG} as well as the B port equivalent timing parameters.
3. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
4. T_{RDCK_DI} includes both A and B inputs as well as the parity inputs of A and B.

Table 44: DSP48A1 Switching Characteristics (Cont'd)

| Symbol | Description | Pre-adder | Multiplier | Post-adder | Speed Grade | | | | Units |
|---|--------------------------------|-----------|------------|-------------------|----------------|----------------|----------------|-----------------|-------|
| | | | | | -3 | -3N | -2 | -1L | |
| $T_{DSPDCK_OPMODE_PREG}$ / $T_{DSPCKD_OPMODE_PREG}$ | OPMODE input to P register CLK | Yes | Yes | Yes | 6.21/ -0.84 | 7.27/ -0.84 | 7.27/ -0.84 | 10.43/ -0.84 | ns |
| | | No | Yes | Yes | 1.69/ -0.87 | 1.98/ -0.87 | 1.98/ -0.87 | 3.62/ -0.87 | ns |
| | | No | No | Yes | 2.09/ -0.22 | 2.30/ -0.22 | 2.30/ -0.22 | 3.79/ -0.22 | ns |
| Clock to Out from Output Register Clock to Output Pin | | | | | | | | | |
| $T_{DSPCKO_P_PREG}$ | CLK (PREG) to P output | N/A | N/A | N/A | 1.20 | 1.34 | 1.34 | 1.90 | ns |
| Clock to Out from Pipeline Register Clock to Output Pins | | | | | | | | | |
| $T_{DSPCKO_P_MREG}$ | CLK (MREG) to P output | N/A | N/A | Yes | 3.38 | 3.95 | 3.95 | 5.83 | ns |
| Clock to Out from Input Register Clock to Output Pins | | | | | | | | | |
| $T_{DSPCKO_P_A1REG}$ | CLK (A1REG) to P output | N/A | Yes | Yes | 5.02 | 5.87 | 5.87 | 9.65 | ns |
| $T_{DSPCKO_P_B1REG}$ | CLK (B1REG) to P output | N/A | Yes | Yes | 5.02 | 5.87 | 5.87 | 9.63 | ns |
| $T_{DSPCKO_P_CREG}$ | CLK (CREG) to P output | N/A | N/A | Yes | 3.12 | 3.64 | 3.64 | 5.24 | ns |
| $T_{DSPCKO_P_DREG}$ | CLK (DREG) to P output | Yes | Yes | Yes | 6.77 | 7.92 | 7.92 | 12.53 | ns |
| Combinatorial Delays from Input Pins to Output Pins | | | | | | | | | |
| $T_{DSPDO_A_P}$ | A input to P output | N/A | No | Yes | 2.85 | 3.33 | 3.33 | 4.73 | ns |
| | | N/A | Yes | No ⁽²⁾ | 3.35 | 3.93 | 3.93 | 6.74 | ns |
| | | N/A | Yes | Yes | 4.56 | 5.22 | 5.22 | 8.94 | ns |
| $T_{DSPDO_B_P}$ | B input to P output | Yes | No | No ⁽²⁾ | 3.22 | 3.76 | 3.76 | 5.55 | ns |
| | | Yes | Yes | No ⁽²⁾ | 6.01 | 6.54 | 6.54 | 9.76 | ns |
| | | Yes | Yes | Yes | 6.27 | 7.34 | 7.34 | 11.96 | ns |
| $T_{DSPDO_C_P}$ | C input to P output | N/A | N/A | Yes | 2.69 | 3.15 | 3.15 | 4.68 | ns |
| $T_{DSPDO_D_P}$ | D input to P output | Yes | Yes | Yes | 6.31 | 7.38 | 7.38 | 11.81 | ns |
| $T_{DSPDO_OPMODE_P}$ | OPMODE input to P output | Yes | Yes | Yes | 6.43 | 7.52 | 7.52 | 11.84 | ns |
| | | No | Yes | Yes | 4.84 | 5.66 | 5.66 | 9.25 | ns |
| | | No | No | Yes | 3.11 | 3.49 | 3.49 | 5.03 | ns |
| Maximum Frequency | | | | | | | | | |
| F_{MAX} | All registers used | Yes | Yes | Yes | 390 | 333 | 333 | 213 | MHz |

Notes:

1. A Yes signifies that the component is in the path. A No signifies that the component is being bypassed. N/A signifies not applicable because no path exists.
2. Implemented in the post-adder by adding to zero.

Table 56: Switching Characteristics for the Digital Frequency Synthesizer (DFS) for DCM_SP⁽¹⁾

| Symbol | Description | Speed Grade | | | | | | | | Units | |
|---|---|---------------------------------------|------|-----|------|-----|------|-----|------|-------|--|
| | | -3 | | -3N | | -2 | | -1L | | | |
| | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Output Frequency Ranges | | | | | | | | | | | |
| CLKOUT_FREQ_FX | Frequency for the CLKFX and CLKFX180 outputs | 5 | 375 | 5 | 375 | 5 | 333 | 5 | 200 | MHz | |
| Output Clock Jitter⁽²⁾⁽³⁾ | | | | | | | | | | | |
| CLKOUT_PER_JITT_FX | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN < 20 MHz | Use the Clocking Wizard | | | | | | | | ps | |
| | Period jitter at the CLKFX and CLKFX180 outputs. When CLKIN > 20 MHz | Typical = ±(1% of CLKFX period + 100) | | | | | | | | ps | |
| Duty Cycle⁽⁴⁾⁽⁵⁾ | | | | | | | | | | | |
| CLKOUT_DUTY_CYCLE_FX | Duty cycle precision for the CLKFX and CLKFX180 outputs including the BUFGMUX and clock tree duty-cycle distortion | Maximum = ±(1% of CLKFX period + 350) | | | | | | | | ps | |
| Phase Alignment⁽⁵⁾ | | | | | | | | | | | |
| CLKOUT_PHASE_FX | Phase offset between the DFS CLKFX output and the DLL CLK0 output when both the DFS and DLL are used | – | ±200 | – | ±200 | – | ±200 | – | ±250 | ps | |
| CLKOUT_PHASE_FX180 | Phase offset between the DFS CLKFX180 output and the DLL CLK0 output when both the DFS and DLL are used | Maximum = ±(1% of CLKFX period + 200) | | | | | | | | ps | |
| LOCKED Time | | | | | | | | | | | |
| LOCK_FX ⁽²⁾ | When FCLKIN < 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | – | 5 | – | 5 | – | 5 | – | 5 | ms | |
| | When FCLKIN > 50 MHz, the time from deassertion at the DCM's reset input to the rising transition at its LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. When using both the DLL and the DFS, use the longer locking time. | – | 0.45 | – | 0.45 | – | 0.45 | – | 0.60 | ms | |

Notes:

- The values in this table are based on the operating conditions described in Table 2 and Table 55.
- For optimal jitter tolerance and a faster LOCK time, use the CLKIN_PERIOD attribute.
- Output jitter is characterized with no input jitter. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply, and PCB design. The actual maximum output jitter depends on the system application.
- The CLKFX, CLKFXDV, and CLKFX180 outputs have a duty cycle of approximately 50%.
- Some duty cycle and alignment specifications include a percentage of the CLKFX output period. For example, this data sheet specifies a maximum CLKFX jitter of ±(1% of CLKFX period + 200 ps). Assuming that the CLKFX output frequency is 100 MHz, the equivalent CLKFX period is 10 ns, and 1% of 10 ns is 0.1 ns or 100 ps. Accordingly, the maximum jitter is ±(100 ps + 200 ps) = ±300 ps.

Spartan-6 Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. The representative values for typical pin locations and normal clock loading are listed in [Table 63](#) through [Table 69](#). Values are expressed in nanoseconds unless otherwise noted.

Table 63: Global Clock Input to Output Delay Without DCM or PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|------|------|-------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>without</i> DCM or PLL | | | | | | | |
| TICKOF | Global Clock and OUTFF <i>without</i> DCM or PLL | XC6SLX4 | 6.12 | N/A | 7.68 | 9.41 | ns |
| | | XC6SLX9 | 6.12 | 6.51 | 7.68 | 9.41 | ns |
| | | XC6SLX16 | 5.98 | 6.42 | 7.48 | 9.10 | ns |
| | | XC6SLX25 | 6.20 | 6.69 | 7.84 | 9.44 | ns |
| | | XC6SLX25T | 6.20 | 6.69 | 7.84 | N/A | ns |
| | | XC6SLX45 | 6.37 | 6.88 | 8.10 | 9.61 | ns |
| | | XC6SLX45T | 6.37 | 6.88 | 8.10 | N/A | ns |
| | | XC6SLX75 | 6.39 | 6.99 | 8.16 | 10.18 | ns |
| | | XC6SLX75T | 6.39 | 6.99 | 8.16 | N/A | ns |
| | | XC6SLX100 | 6.59 | 7.18 | 8.41 | 10.31 | ns |
| | | XC6SLX100T | 6.59 | 7.18 | 8.41 | N/A | ns |
| | | XC6SLX150 | 6.98 | 7.68 | 8.80 | 10.62 | ns |
| | | XC6SLX150T | 6.98 | 7.68 | 8.80 | N/A | ns |
| | | XA6SLX4 | 6.44 | N/A | 7.68 | N/A | ns |
| | | XA6SLX9 | 6.44 | N/A | 7.68 | N/A | ns |
| | | XA6SLX16 | 6.30 | N/A | 7.48 | N/A | ns |
| | | XA6SLX25 | 6.52 | N/A | 7.84 | N/A | ns |
| | | XA6SLX25T | 6.52 | N/A | 7.84 | N/A | ns |
| | | XA6SLX45 | 6.69 | N/A | 8.12 | N/A | ns |
| | | XA6SLX45T | 6.69 | N/A | 8.12 | N/A | ns |
| | | XA6SLX75 | 6.89 | N/A | 8.16 | N/A | ns |
| | | XA6SLX75T | 6.89 | N/A | 8.16 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 8.36 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 8.16 | 10.18 | ns |
| | | XQ6SLX75T | 6.89 | N/A | 8.16 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 8.80 | 10.62 | ns |
| | | XQ6SLX150T | 7.61 | N/A | 8.80 | N/A | ns |

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 67: Global Clock Input to Output Delay With PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|------|------|------|-------|
| | | | -3 | -3N | -2 | -1L | |
| LVCMOS25 Global Clock Input to Output Delay using Output Flip-Flop, 12mA, Fast Slew Rate, <i>with</i> PLL in Source-Synchronous Mode. | | | | | | | |
| T _{CLOCKPLL_0} | Global Clock and OUTFF <i>with</i> PLL | XC6SLX4 | 5.49 | N/A | 7.44 | 8.55 | ns |
| | | XC6SLX9 | 5.49 | 6.29 | 7.44 | 8.55 | ns |
| | | XC6SLX16 | 5.23 | 5.77 | 6.79 | 8.21 | ns |
| | | XC6SLX25 | 5.00 | 5.35 | 6.10 | 8.54 | ns |
| | | XC6SLX25T | 5.00 | 5.35 | 6.10 | N/A | ns |
| | | XC6SLX45 | 5.59 | 6.03 | 7.02 | 8.39 | ns |
| | | XC6SLX45T | 5.59 | 6.03 | 7.02 | N/A | ns |
| | | XC6SLX75 | 4.96 | 5.41 | 6.22 | 8.32 | ns |
| | | XC6SLX75T | 4.96 | 5.41 | 6.22 | N/A | ns |
| | | XC6SLX100 | 4.97 | 5.42 | 6.21 | 9.08 | ns |
| | | XC6SLX100T | 5.01 | 5.42 | 6.21 | N/A | ns |
| | | XC6SLX150 | 4.59 | 5.06 | 5.86 | 8.13 | ns |
| | | XC6SLX150T | 4.59 | 5.06 | 5.86 | N/A | ns |
| | | XA6SLX4 | 5.79 | N/A | 7.32 | N/A | ns |
| | | XA6SLX9 | 5.79 | N/A | 7.32 | N/A | ns |
| | | XA6SLX16 | 5.56 | N/A | 6.66 | N/A | ns |
| | | XA6SLX25 | 5.40 | N/A | 5.97 | N/A | ns |
| | | XA6SLX25T | 5.40 | N/A | 6.07 | N/A | ns |
| | | XA6SLX45 | 5.89 | N/A | 6.90 | N/A | ns |
| | | XA6SLX45T | 5.89 | N/A | 6.90 | N/A | ns |
| | | XA6SLX75 | 5.27 | N/A | 6.12 | N/A | ns |
| | | XA6SLX75T | 5.27 | N/A | 6.12 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 6.80 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 6.12 | 8.32 | ns |
| | | XQ6SLX75T | 5.27 | N/A | 6.12 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 5.88 | 8.13 | ns |
| | | XQ6SLX150T | 5.21 | N/A | 5.88 | N/A | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is included in the timing calculation.

Table 75: Global Clock Setup and Hold With PLL in Source-Synchronous Mode

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|------------|-------------|-----------|-----------|-----------|-------|
| | | | -3 | -3N | -2 | -1L | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVCMOS25 Standard.⁽¹⁾ | | | | | | | |
| T _{PSPLL0} / T _{PHPPLL0} | No Delay Global Clock and IFF ⁽²⁾ with PLL in Source-Synchronous Mode | XC6SLX4 | 0.47/1.08 | N/A | 0.47/1.60 | 1.15/1.68 | ns |
| | | XC6SLX9 | 0.47/1.08 | 0.47/1.35 | 0.47/1.60 | 1.15/1.68 | ns |
| | | XC6SLX16 | 0.37/0.75 | 0.37/0.82 | 0.51/0.94 | 0.57/1.31 | ns |
| | | XC6SLX25 | 0.69/1.06 | 0.69/1.06 | 0.69/1.06 | 1.86/1.67 | ns |
| | | XC6SLX25T | 0.69/1.06 | 0.69/1.06 | 0.69/1.06 | N/A | ns |
| | | XC6SLX45 | 0.57/1.05 | 0.65/1.10 | 0.65/1.18 | 1.02/1.65 | ns |
| | | XC6SLX45T | 0.57/1.06 | 0.65/1.10 | 0.65/1.18 | N/A | ns |
| | | XC6SLX75 | 0.86/1.04 | 0.87/1.04 | 0.90/1.04 | 1.34/1.55 | ns |
| | | XC6SLX75T | 0.86/1.04 | 0.87/1.04 | 0.90/1.04 | N/A | ns |
| | | XC6SLX100 | 0.53/1.13 | 0.54/1.13 | 0.55/1.13 | 0.89/2.39 | ns |
| | | XC6SLX100T | 0.53/1.13 | 0.54/1.13 | 0.55/1.13 | N/A | ns |
| | | XC6SLX150 | 0.50/1.31 | 0.51/1.31 | 0.52/1.31 | 1.02/1.72 | ns |
| | | XC6SLX150T | 0.50/1.31 | 0.51/1.31 | 0.52/1.31 | N/A | ns |
| | | XA6SLX4 | 0.71/0.93 | N/A | 0.62/1.47 | N/A | ns |
| | | XA6SLX9 | 0.71/0.93 | N/A | 0.62/1.47 | N/A | ns |
| | | XA6SLX16 | 0.92/0.69 | N/A | 0.63/0.82 | N/A | ns |
| | | XA6SLX25 | 0.99/0.94 | N/A | 0.96/0.94 | N/A | ns |
| | | XA6SLX25T | 0.99/0.94 | N/A | 1.04/0.94 | N/A | ns |
| | | XA6SLX45 | 0.63/1.02 | N/A | 0.72/1.05 | N/A | ns |
| | | XA6SLX45T | 0.63/1.02 | N/A | 0.72/1.05 | N/A | ns |
| | | XA6SLX75 | 0.88/0.89 | N/A | 1.02/0.89 | N/A | ns |
| | | XA6SLX75T | 0.88/0.89 | N/A | 1.02/0.89 | N/A | ns |
| | | XA6SLX100 | N/A | N/A | 1.25/0.96 | N/A | ns |
| | | XQ6SLX75 | N/A | N/A | 1.02/0.89 | 1.34/1.55 | ns |
| | | XQ6SLX75T | 0.88/0.89 | N/A | 1.02/0.89 | N/A | ns |
| | | XQ6SLX150 | N/A | N/A | 0.63/1.19 | 1.02/1.72 | ns |
| | | XQ6SLX150T | 0.60/1.19 | N/A | 0.63/1.19 | N/A | ns |

Notes:

1. Setup and Hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the Global Clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the Global Clock input signal using the fastest process, lowest temperature, and highest voltage. These measurements include PLL CLKOUT0 jitter.
2. IFF = Input Flip-Flop or Latch
3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

| Date | Version | Description of Revisions |
|----------|---------|---|
| 09/14/11 | 2.4 | <p>Production release of the XA6SLX4 and XA6SLX9 devices in Table 26 and Table 27 using ISE v13.2 software with -2 and -3 speed specification v1.19. Added production released version of the XA6SLX100 to Table 26 and Table 27 using ISE v13.3 software with -2 speed specification v1.20.</p> <p>Updated R_{OUT_TERM} description in Table 4. Fixed the LVPECL V_H error in Table 31. Updated introduction in Simultaneously Switching Outputs. Added the XA6SLX100 to Table 63 through Table 78, and Table 81. Added Note 4 to Table 78 because the T_{CKSKEW} for the XC6SLX100 is not the same as the T_{CKSKEW} for the XA6SLX100.</p> <p>Revised the revision history for version 1.6 dated 06/24/10. Removed the parenthetical statement about the -3N speed grade: (specifications are identical to the -3 speed grade).</p> |
| 10/17/11 | 3.0 | <p>Changed the data sheet from Preliminary Product Specification to Product Specification.</p> <p>Updated the Switching Characteristics, page 19 speed specification version ISE v13.3 software to -2 and -3 speed specification v1.20 and -1L speed specification of v1.08. Also updated Note 1 in Table 27.</p> <p>In Table 43, Block RAM Switching Characteristics, the F_{MAX} value for the -2 speed grade has been changed from 260 MHz to 280 MHz.</p> <p>In Table 54, Switching Characteristics for the DLL, a Note 6 was added and linked to CLKIN_CLKFB_PHASE.</p> |